Written by Holguer Andres

  1. Quartus Configuration:
    1. Open and modify the <project>.qsf file with a text editor and add the following lines:
      set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X1"
      set_global_assignment -name ENABLE_INIT_DONE_OUTPUT ON​
    2. Delete the “db” and “incremental_db” folder if it is needed.
    3. Open your Qsys Project.
    4. Ensure the Nios II’s reset vector is pointing at EPCS/EPCQ Controller.
    5. Ensure the Nios II’s Exception Vector is pointing at the memory of your preference, sram, lpddr2, or memory on chip.
    6. Generate your Qsys design.
    7. Compile your design with Quartus.
  2. Open Nios II IDE.
    1. Create a new project.
    2. Right-click on the folder and go to Nios II-> BSP Editor.
    3. Make sure you have the following setup.

    4. Generate the BSP, and exit
    5. Right -Click  and Build the software
  3. Open Nios II Command Shell.
    1. Go to the folder in which <software>.elf is stored.
    2. Type the following lines (it might change on yours) on the console
  4. Generating non_volatil.jic file and programming the EPCQ.
    1. Go to Quartus and then File->Conver Programming Files…
    2. Select the following configuration:



    3. Press on Flash Loader, then on “Add Device..” and then Select Cyclone V -> 5CGXF5C6, and press ok.


    4. Press on SOF Data, then press on Add File, and Select your <quartus>.sof file.
    5. Press on the <quartus>.sof file, press properties, and enable compression, and press on ok.
    6. Press on “Add Hex Data..”, select the “sw.hex” file which was generated in the step 3, and enable “Relative addressing”.
    7. At the end, you might have something like the following (The same order).
    8. Press on “Generate”.
    9. Open Quartus Programmer, and make sure you have the board connected to the USB.
    10. Press on “Add File…”, select the non_volatil.jic file, enable “program/configure”.
    11. Finally, press on “Start”.
    12. In order to check everything works fine, restart your board.
    13. Nios II should be running.

 

You can find the jic file and the solution in the following link

https://github.com/Adrizcorp/FPGAs/tree/master/Cyclone%20V%20GX%20Starter%20Kit/Booting%20Nios%20II%20Example/Template

 

Powered by OrdaSoft!
  Written By Peter Gomez Este contenido esta orientado a los programadores que tienen problema con la conectividad("SGC PmmC") de su pantalla uOled-128-g1/g2…
Written by Sherneyko Plata Rangel   Pynq-z2: Hello world   In this tutorial we will implement a simple test of the inputs/outputs available on…
Objetivos Requerimientos Procedimiento Descripción de Hardware. Qsys. Nios II. UCOS II. Secuencia de Sprite. Sintesis de Audio. Descargas Glosario Otros Resultados. Ejemplo de Sprites.     Objetivos: Diseñar una plantilla general para el diseño de…
Written by Holguer A. Becerra           Requerimientos: DE0-NANO USB-UART(solo para parte 3) Python 2.7 ó superior.   Objetivos: Dar una introducción a los conceptos de Multitasking, Scheduling y…
Written by Holguer A. Becerra             Based on Gregory Estrade's Work.   I have ported the PC Engine System on the DE0-NANO back in 2014, why…
      Arduino tools are generally nice tools for quick prototyping and improvized projects, and the Seeeduino Xiao…
Written by: Holguer A Becerra         En esta practica vamos a construir nuestro primer juego retro  usando un sincronizador de Video VGA…
Written by: Andrea Paola Pabón Ortega & Daniel Enrique Mejia Rueda Revision by: Ing Holguer A. Becerra   DESCRIPCIÓN DEL PROYECTO: El  RTAWD DE0NANO…
  Written by Holguer Andres   Requires: DE0-NANO. 4.3 Inch 480x272 Screen.( WQVGA ) ?️       Parte HW: Descargue la siguiente plantilla( DE0_NANO_TFT_PSP.zip) y descomprimala en una ruta sin espacios y…
Escrito por Guillermo Acevedo   Diseño   En esta practica desarrollaremos un filtro FIR en hardware, para este caso en especifico, realizaremos un filtro…
 Written By Juan David Delgado   FILTRO FIR (FILTRO DE RESPUESTA FINITA AL IMPULSO)     Son conocidos como filtros digitales no recursivos debido a…
XISCKER: Reduced and Complex Instruction Set Computing Key Educational Resources A Configurable Platform for the Emulation of Different Computer Architectures An introduction to Computer Architectures through digital design description for FPGA devices   Computer Architecture embraces all three…
Escrito por: Alix Angarita   En el manual a continuación se explica un método de debug adicional que es muy interesante debido a…
By: Fabio Hernández   INTRODUCCIÓN:   El presente documento pretende mostrar la manera de generar software para una imagen de Linux implementada en la…
Summary Written by Fabio Hernandez   HARD PROCESSOR SYSTEM (HPS)     ------------------------------------------------------------------------------------------------------------------------------------------------   Introducción   Tenemos  2 nuclos de procesamiento ARM cortex-A9, cada uno son su propio cache  se…
Escrito por Jesus Lopez         INTRODUCCIÓN   El acceso directo a memoria (DMA, del inglés direct memory access) permite a cierto tipo de componentes de una computadora acceder a…
    Written by  Sebastian Baquero       Objetivos  Introducción a los conceptos de Multitasking, Scheduling y Context Switching.  Ampliación de los conceptos a cerca de el…