Home

In this manual you will learn to create a shared library(.so) for your embedded Intel ARM SoC using ARM Development Studio IDE . so you can use on Python on your Linux on you Intel ARM SoC.

Adding tasks to Linux Initialization using inittab, DE0-NANO-SOC

This Verilog core was designed to control the DAC LTC®LTC2624 which is a quad 12-bit 2.5V to 5.5V rail-to-rail voltage output DACs

motor encoder verilog

Signal wave graphing is a common requirement in embedded instrumentation systems dedicated to the monitoring and logging of external variables. However, this functionality requires a lot more resources than the ones available in simple signal acquisition systems as expected in power and economic budgets, as they may require the use of external GPUs that integrate a variety of graphing resources unnecessary for logging-and-graphing dedicated applications, such as Digital Oscilloscopes, Industrial Monitoring, Vital Signs Monitors and others.

Uart Full Duplex Verilog

Computer Architecture embraces all three aspects of a processor design: instruction set, functional estructure and hardware implementation. The main architectures are RISC (Reduced Instruction Set Computing) and CISC (Complex Instruction Set Computing) which led to x86 as we still recognize now. Both designs bring electronics or computer science students the basic concepts they should learn. Therefore, this project brings an opportunity to learn this basic concepts through the HDL description in Verilog of two processors (One for each architecture) implemented on FPGA devices, together with strong documentation, common assembly language instructions and support software.

IMPLEMENTATION OF A PID CONTROLLER EMBEDDED IN A FPGA FOR POSITIONING A DC MOTOR

LFSRs, Cryptology, python, FPGA, DE0-NANO

Line buffers serve as a common tool for data buffering, allowing for the processing of a larger data window. This window is then subdivided into 3x3 pixel kernels, also referred to as neighborhoods. These small regions are typically employed to facilitate the application of digital filters to an image, effectively eliminating superfluous information and thereby simplifying the process of identifying specific features within the image.

My first project on Zynq using Vivado from Scratch - PYNQ-Z2

This manual is composed by two sections: Hardware description part. In this part you can learn how to create a video acquisition system using Qsys. Software part. In this part you will learn how to communicate with the D5M camera using Nios II through the "Audio and Video config" core. D5M Camera, Cyclone V GX, Holguer, 1080p, Verilog

VGA Retro Game Introduction - DE0-NANO

FreeRTOS,Accelerometer, python, C, Nios II, UART

DE0-NANO, Mandelbrot, Nios II, PSX, PSP screen

Karplus Strong, FPGA, Nios II

FPGA, Nios II, DE0-NANO-SOC

Bresenham's Algorithm, DE0-NANO-SOC, FPGA, VERILOG

Non-volitle, Nios II, FPGA, DE0-NANO-SOC

FIR Filter Hardware Part 2 - DE0-NANO-SOC

Nios II Custom Hardware - DE0-NANO-SOC

IP Catalog, DE0-NANO-SOC, IEEE754, FPGA, VERILOG

Introduction - DE0-NANO-SOC

Karplus Strong, DE0-NANO-SOC, FPGA Verilog

HPS Software - DE0-NANO-SOC

Simulation and FSM Design - DE0-NANO-SOC