Home

In this manual you will learn to create a shared library(.so) for your embedded Intel ARM SoC using ARM Development Studio IDE . so you can use on Python on your Linux on you Intel ARM SoC.

Uart Full Duplex Verilog

Computer Architecture embraces all three aspects of a processor design: instruction set, functional estructure and hardware implementation. The main architectures are RISC (Reduced Instruction Set Computing) and CISC (Complex Instruction Set Computing) which led to x86 as we still recognize now. Both designs bring electronics or computer science students the basic concepts they should learn. Therefore, this project brings an opportunity to learn this basic concepts through the HDL description in Verilog of two processors (One for each architecture) implemented on FPGA devices, together with strong documentation, common assembly language instructions and support software.

motor encoder verilog

This Qsys component has been designed to be used with the chip Wiznet W5100 alongside the soft-core Nios II. This manual will tell you how to implement it using the DE0-NANO, and C5GX, and is divided into two parts:..

In this manual you are going to understand how the N64 Controller works, and how we can acquire through a simple Finite State Machine (FSM), all the buttons states from the N64 controller using the DE0-NANO (you can use any FPGA board, and implement this manual).

PSP screen, 4.3 inch, Touch Screen, Verilog, FPGA, Nios II

In this practice, we will understand HDMI (High Definition Multimedia Interface) video interface built for the DE0-NANO. To do this, we must understand how TMDS (Transition Minimized Differential Signaling) transmission works and develop a Verilog HDL transmission module capable of controlling this type of video interface using the DE0-NANO (Cyclone IV).

Matrix Multiplication and Gaussian Elimination C optimization.

HLS, OpenCL, MyHDL, Heuristics, FPGA, Nios II, Holguer.

LFSRs, Cryptology, python, FPGA, DE0-NANO

Compile Petalinux for ZCU106 10G Ethernet Example

Emulate the strokes of the keyboard to shutdown your friend's computer. Using Seeeduino Xiao.

How to boot Nios II on Cyclone V GX Starter Kit

VGA Retro Sprites, Sound Synthesis, DE0-NANO, FPGA, Retro

VGA Retro Game Introduction - DE0-NANO

WAV Player, DE0-NANO, FPGA, Verilog, TFT, LCD, FIFO

Karplus Strong, DE0-NANO-SOC, FPGA Verilog

FPGA, Nios II Hardware, Qsys, Quartus, DE0-NANO-SOC, QAR

Bresenham's Algorithm, DE0-NANO-SOC, FPGA, VERILOG

Karplus Strong, FPGA, Nios II

FIR Filter Hardware Part 2 - DE0-NANO-SOC

Introduction - DE0-NANO-SOC

Simulation and FSM Design - DE0-NANO-SOC

Non-volitle, Nios II, FPGA, DE0-NANO-SOC

FIR Filter, FPGA, Signal Processing, Matlab