

Customer Training

Designing with an ARM-based SoC

A-MNL-HW-SoC-15-0-v2

http://www.altera.com/customertraining/ILT/P-CSTN-HW-SOC-15-0-v2.zip

Table of Contents	
Designing with an ARM-based SoC	PAGES
SoC Overview	2
HPS Overview	10
Exercise 1: Instantiating an HPS Component	52
Hardware Design Flow	52
HPS Component Configuration	60
Software Handoff	77
Avalon/AXI overview	81
Exercise 2: Completing the HPS Qsys System	91
HPS Simulation	92
SoC FPGA Configuration and Booting	99
Hardware Debug	108
Conclusion	125
Exercise 3: Debugging an SoC	129





© 2015 Altera Corporation—Confidential

- Explain the components that make up the SoC
- Create a Hard Processor System based Qsys system
- Control Con
- ✓ Explain the Avalon® and AXI[™] interface protocols
- Simulating an HPS-based Qsys system
- C Debug an SoC with various Quartus® II tools





9

• 11

Technical Training

0

REV NEXT >





Quick Summary

FPGA:

- Looks like an FPGA
- Works like an FPGA
- Standard FPGA development flow
- Standard FPGA development tools
 - Quartus II, Qsys, SignalTap™ II Logic Analyser, System Console, USB-Blaster™, Programmer...

ARM® HPS:

- Looks like an ARM processor system
- Works like an ARM processor system
- Typical ARM processor development flow
- Typical ARM processor development tools
 - ARM Cortex®-A9 compiler/debugger, JTAG tools, program trace...

© 2015 Altera Corporation—Confidential

System-Level Benefits of SoC



Increased system performance

- Over 4,000 DMIPS for under 1.8W
- Up to 1,600 GMACS, 300 GFLOPS DSP
- >120 Gbps processor to FPGA interconnect
- Cache coherent hardware accelerators



Reduced power consumption

- 28nm & 20nm process (processor+FPGA)
- Significant power savings vs. 2-chip solution



Reduced board size

Up to 60% form factor reduction



10

Reduced system costs

- Lower component cost
- Reduction in PCB complexity and cost
 Less routing with fewer layers









ANDERA

© 2015 Altera Corporation—Confidential A-MNL-HW-SOC-15-0-v2



© 2015 Altera Corporation—Confidential 12





© 2015 Altera Corporation-Confidential 14

Designing with an ARM-based System on a Chip



- < Arria V SoC
- < Arria 10 SoC
- C DE1-SoC education board
- Arrow SOCKit
- < Macnica Helio Board
- < EBV SoCrates
- < and many others



6 © 2015 Altera Corporation—Confidential

ADERA







11









Boot

ROM

Scratch

RAM

64 KB

Clock

Manager

Reset

Manager

Low Speed Peripherals



(512 KB)

Scan

Manager

System

Manager

Security

Manager

< Security manager

Interconnect

DMA

тмс

(Trace)

Debug

Port

30 © 2015 Altera Corporation—Confidential



HPS i

SDRAM

Controller









A-MNL-HW-SOC-15-0-v2



















Designing with an ARM-based System on a Chip

Cold / Warm / Debug Resets

Cold Reset	Warm Reset	Debug Reset
Affects all reset domains (JTAG, Debug, System)	Happens after HPS has already been cold reset	Only affects debug reset domain
Places hardware- managed clocks into safe mode	Used to recover system from a non-responsive condition	
Places software managed clocks into their default states	Resets a subset of the HPS	
Asynchronously resets all registers in the clock manager	Debug & JTAG reset domain unaffected	
Resets SDRAM so memory contents and setup lost	SDRAM unaffected so memory contents preserved	

47 © 2015 Altera Corporation—Confidential



© 2015 Altera Corporation—Confidential

ATTERA.

ALERA















56 © 2015 Altera Corporation—Confidential







- Contains memory-mapped control and status registers
- Manage HPS I/O features
- Enable/disable other HPS peripherals
- Provide access to boot configuration information
- Provide access to status signals in other HPS modules
- Enable and controls ECC and parity in HPS modules
- Provide registers to pass information between warm boots
- Pause watchdog timers during debug mode



A-MNL-HW-SOC-15-0-v2
























UAR (2) e Periphera





74 © 2015 Altera Corporation—Confidential











FPGA-to-HPS Bridge Drawbacks

- < Additional latency through the L3 interconnect
- Access to HPS SDRAM interface is only 32-bit
 - On Cyclone V and Arria V SoCs
- Access to ACP is throughput limited
 - Due to cache coherency logic
- Access to secure slaves require FPGA master to support security
 - Built into the AXI protocol
 - For Avalon masters, Qsys supports hard coded security scheme
- Use direct FPGA-to-SDRAM interface instead of FPGA-to-HPS bridge when cache coherency is not needed
 - Minimize latency
 - Improve throughput

© 2015 Altera Corporation—Confidential

































© 2015 Altera Corporation—Confidential







Quiz: Appropriate Bridge to Use

Scenario	Which Bridge?
ARM MPU accessing FPGA SGDMA status register	
ARM MPU writing to FPGA SGDMA descriptor memory	
FPGA SGDMA master access to HPS memory	
HPS writing a character to the FPGA JTAG UART	
ARM MPU reading the FPGA System ID	
HPS DMA transfer to FPGA SDRAM	ľ l
ARM MPU executing code from FPGA SDRAM	
Nios MPU writing to HPS SDRAM to share data with HPS	

Depending on the cache coherency needs of the access, either the FPGAto-HPS bridge or the FPGA-to-SDRAM interface will be accessed.

102 © 2015 Altera Corporation—Confidential

ADERA.





A-MNL-HW-SOC-15-0-v2

















Generate Completed Qsys System

- Creates the Qsys interconnect
- Generates source files for synthesis and/or simulation
- Creates software handoff files



Hardware Design Agenda

- Hardware design flow with Qsys
- Configuring the HPS IP
- Software handoff
- Avalon/AXI overview
- HPS simulation
- HPS configuration and booting
- < SoC debug













− 🕞 f2h_boot_from_fpga_on_failure [1]

Enable boot from fpga signals

28 © 2015 Altera Corporation—Confidential





ANDERA









- FPGA-to-HPS (64 interrupt inputs to GIC)
- HPS peripheral interrupt outputs to FPGA




















© 2015 Altera Corporation-Confidential

146

M18

Q2_2

Q2_3 317

Q1_2

Q1_3 K18

C17

D15

E18

Q3_2

Q3_3 G20 Q4_2 D17

Q4_3 A18





frequencies

Enable HPS clocks into the FPGA



Designing with an ARM-based System on a Chip

			For Arria V	and Cyclone V SoCs
Consistent v	vith SDRAM	Controlle	r MegaW	vizard™ GUI
	nemory devic	<u> </u>		
DDR3DDR2LPDDR2	FPGA Interfaces Peripheral Pin SDRAM Protocol: DDR3 V PHY Settings Memory Parame	Multiplexing [HPS Clocks] SD	RAM	Yresets
 Configure clock & initia settings 		350.0 ead of calculated frequency (7: 350.0 125.0 ol d clock phase: 0.0 op	MHz MHz MHz Degrees	DELPDA EDJ1108845-8C DELPDA EDJ308845-8C DEDC DDR2-1066 256M8 X8 DEDEC DDR2-1066 512M8 X8 DEDEC DDR2-400 256M8 X8 DEDEC DDR2-400 512M8 X8 DEDEC DDR2-533 256M8 X8 DEDEC DDR2-533 512M8 X8 DEDEC DDR2-657 356M8 X8 DEDEC DDR2-657 55M8 X8 DEDEC DDR2-667 512M8 DEDEC DDR2-667 512M8 DR2-670 510 DR2-670 5100 DR2-
	Supply Voltage: I/O standard:	15V DDR3 V (5TL-15 V	vorto	DECC DDR2-800 256M8 X8 DEDCC DDR2-800 512M8 X8 DEDCC DDR3-1066E 1G8 X8 DEDCC DDR3-1066E 2G8 X8 DEDCC DDR3-1066F 2G8 X8 DECC DDR3-1066F X8 DECC DDR3-
				《五百四
9 © 2015 Altera Corporation—Confidential				ADER
9 © 2015 Altera Corporation—Confidential				
9 © 2015 Altera Corporation—Confidential	edded Memo	ry Interfa	ace For Arria \	Atterned and Cyclone V SoCs
9 © 2015 Altera Corporation—Confidential SDRAM Embe	edded Memo	ry Interfa	ace For Arria \	Atterned of the second
9 © 2015 Altera Corporation—Confidential SDRAM Embe DRAM Protocol: DDR3 ▼ PHY Settings Memory Parameters Memory	edded Memo	ry Interfa	ace For Arria \	ADER / and Cyclone V SoCs
9 © 2015 Altera Corporation—Confidential SDRAM Protocol: DDR3 PHY Settings Memory Parameters Memory Use the Board Settings to model the board-level The wizard supports single- and multi-rank com	Contractions	ry Interfa	ace For Arria	ALTER / and Cyclone V SoCs
2015 Altera Corporation—Confidential SDRAM Protocol: DDR3 PHY Settings Memory Parameters Memory Use the Board Settings to model the board-level The ward supports single- and multi-rank com effects on the output signaling of these configur are and the Intersymbol Interference (IS) within	Timing Board Settings SDRAM Protocol: DDR3 PHY Settings Memory Parameters Apply memory parameters from the ma	ry Interfa	ace For Arria \ ^{Settings}	/ and Cyclone V SoCs
9 © 2015 Altera Corporation—Confidential SDRAM Protocol: DDR3 PHY Settings Memory Parameters Memory Use the Board Settings to model the board-level The wizard supports single- and multi-rank com rate and the Intersymbol Interference (IS) within These values are representative of specific Authin These values are representatives of specific Autoin Courses The board Hevel effects for the your board. You can u	Control Contro	Memory Timing Board nufacturer data sheet t on the right.	ace For Arria \ Settings	ADDER / and Cyclone V SoCs
9 © 2015 Altera Corporation—Confidential SDRAM Protocol: DDR3 PHY Settings Memory Parameters Memory Use the Board Settings to model the board-level The wizard supports single- and multi-rank cont effects on the output signaling of these configur rate and the Intersymbol Interference (SI) within These values are representative of specific Alter. the board level effects for your board. You can u values that are representative of your board.	Timing Board Settings SDRAM Protocol: DDR3 PHY Settings PHY Settings PHY Settings Apply device presets from the preset lis Memory vendor. Memory format:	Memory Timing Board nufacturer data sheet to on the right.	ace For Arria \ Settings	/ and Cyclone V SoCs
2015 Altera Corporation—Confidential SDRAM Protocol: DRAM Protocol: DR3 PHY Settlings Memory Parameters Memory Use the Board Settings to model the board-level The witard supports single- and multi-rank com effects on the output signaling of these configur rate and the Intersymbol Interference (ISI) within These values are representative of specific Alter: the board level effects for your board. Setup and Hold Derating The slewrate of the output signals affects the s	Timing Board Settings Timing Board Settings SDRAM Protocol: DDR3 PHY Settings Memory Parameters Apply device presets from the measet lis Memory vendor: Memory format: Memory device speed grade: Tabilitier can addb:	Memory Timing Board nufacturer data sheet t on the right. EDECC V Got SDRAM Protocol:	ACE For Arria	/ and Cyclone V SoCs
 2015 Altera Corporation—Confidential g 2015 Altera Corporation—Confidential SDDRAM Embed SDRAM Embed PHY Settings PHY Settings PHY Settings PHY Settings Phere Roard Settings to model the board-level The waard supports single- and multi-rank com rate and the Intersymbol Interference (IS) within These values are representative of poerlic Alter: rate and the Intersymbol Interference (IS) within These values are representative of your board. values that are representative of your board. Setup and Hold Derating The slewrate of the output signals affects the s You can specify the slewrate of the output sign both	Contract Speed Grade: Timing Board Settings SDRAM Protocol: DDR3 PHY Settings Memory Parameters Apply memory parameters from the preset lis Memory vendor: Memory format: Memory format: Memory device speed grade: Total interface width: DQ/DQS group size:	Memory Timing Board nufacturer data sheet to nthe right. JEDEC Discover Dovice a PHY Settings In B Ceneral Settings	ACE For Arria	A and Cyclone V Socs
• 2015 Altera Corporation—Confidential • 2015 Altera Corporation—Confidential • SDDRAME Emble • SDDRAME Emble • DBR3 • PHY Settings • Memory Parameters • Memory Parameters • Memory Parameters • The widzed Settings to model the board-level • The widzed Supports single- and multi-rank conference (IS) within • These values are representative of specific Alter: the board level effects for your board. • Setup and Hold Derating • Setup and Hold Derating • Super and Hold Derating • Supports and compands signals affects the s • You can specify the slew rate of the output signals affects the s • Con angle: • Derating method:	Timing Board Settings Control Dorage Settings Define Solution Define So	Memory Timing Board nufacturer data sheet to n the right. JEDEC V Discrete Device 400 SDRAM Protocol: Di B PHY Settings M B Conceral Setting Speed Grade: Speed Grade:	ACCE For Arria	V and Cyclone V SoCs
9 ● 2015 Altera Corporation—Confidential SDDRAM Protocol: DRAM	Timing Board Settings Control	Memory Timing Board nufacturer data sheet t on the right. EDEC PHY Settings N B PHY Settings N B Ceneral Setting Speed Grade: Licocks Licocks Licocks Licocks (Construction) Construction (Construction) Cons	ACE For Arria	V and Cyclone V SoCs
2015 Altera Corporation—Confidential SDDRAM Emble DRAM Protocol: DDR3 PHY Settings Memory Parameters Memory Parameters Use the Board Settings to model the board-level The walkes are representative of specific Alter: the board level effects for your board. These and the Intersymbol Interference (SI) within Threse values are representative of your board. Setup and Hold Deraing The slewrate of the output signals affects the s You can specify the slewrate of the output sign both the address and command signals and the Derating method: CK/CK# slew rate (Differential): Address and command slew rate:	Colume of chip select/depth expansion Number of chip select/depth expansion Number of chip select/depth expansion Number of clocks: Row address width: Colume address width:	Memory Timing Board Memory Timing Board nufacturer data sheet to nthe right.	ACC For Arria	Actions / and Cyclone V Socs / and Settings 7 350.0 MHz http:// actions/1000000000000000000000000000000000000
• 2015 Altera Corporation—Confidential • 2015 Altera Corporation—Confidential • SDDRAM Embed • Carpet State State • Carpet State State • Carpet State • State • State • State • Carpet State • State • State • State • State • Carpet State • Carpet State • State • Carpet State • Carpet State • Carpet State • State • State • Carpet • Carpet • Carpet • Carpet <td>Control Control Contr</td> <td>Memory Timing Board nufacturer data sheet to nthe right. EDECC V Augusta Strained PHY Settings N B Ceneral Setting Speed Grade: Clocks Memory clock fre B Seed Grade: Clocks</td> <td>DR3 Settings DR3 General Action of the set of the set</td> <td>✓ and Cyclone V Socs ✓ and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz aschievable clock frequency 350.0 MHz</td>	Control Contr	Memory Timing Board nufacturer data sheet to nthe right. EDECC V Augusta Strained PHY Settings N B Ceneral Setting Speed Grade: Clocks Memory clock fre B Seed Grade: Clocks	DR3 Settings DR3 General Action of the set	✓ and Cyclone V Socs ✓ and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz aschievable clock frequency 350.0 MHz
2 2015 Altera Corporation—Confidential 3 Confidential </td <td>Timing Board Settings SDRAM Protocol: DDR3 PHY Settings Memory Parameters Apply device presets from the preset lis Memory Vendor: Memory device speed grade: Total interface width: DQ/DQS group size: Number of Chip select/depth expansion Number of Clocks: Row address width: Column address width: Bank-address width: Bank-address width: Column address width: Bank-address width: Column address wid</td> <td>Memory Timing Board Memory Timing Board Mufacturer data sheet to on the right. JEDEC V Have Device V 400 SDRAM Protocol: O B PHY Settings N B Concess Speed Grade: 1 1 2 2 3 3 4 4 5 5 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1</td> <td>ACCE For Arria</td> <td>V and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz 125.0 MHz</td>	Timing Board Settings SDRAM Protocol: DDR3 PHY Settings Memory Parameters Apply device presets from the preset lis Memory Vendor: Memory device speed grade: Total interface width: DQ/DQS group size: Number of Chip select/depth expansion Number of Clocks: Row address width: Column address width: Bank-address width: Bank-address width: Column address width: Bank-address width: Column address wid	Memory Timing Board Memory Timing Board Mufacturer data sheet to on the right. JEDEC V Have Device V 400 SDRAM Protocol: O B PHY Settings N B Concess Speed Grade: 1 1 2 2 3 3 4 4 5 5 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	ACCE For Arria	V and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz 125.0 MHz
2 2015 Altera Corporation—Confidential 2 SUPPARENT Confidential 2 SUPPARENT Confidential 2 Supports Single- and multi-rank com 2 Memory Parameters 2 Memory 2 Set the Board Settings to model the board-level 2 The wizard supports Single- and multi-rank com 2 Set the Board Settings to model the board-level 2 Set the Board Settings to model the board-level 2 Set the Board Settings to model the board-level 2 Set the Board Settings to model the board-level 2 Set the Board Settings to model the board-level 2 Set the Board Settings to model the board-level 2 Set the Board Settings to model the board-level 2 Set the Board Set Single- and multi-rank com 2 Set the Board Set Single- and multi-rank com 2 Set the Board Set Single- and multi-rank com 2 Set	Timing Board Settings	Memory Timing Board nufacturer data sheet t on the right. EDEC PHY Settings N B PHY Settings N B PHY Settings N Coccess Achieved memor PLL reference clo Achieved memor	ACC For Arria	✓ and Cyclone V Socs ✓ and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz hcy as achievable clock frequency 350.0 MHz 125.0
2 2015 Altera Corporation—Confidential 2 Confidential 2 Confidential 2 Confidential 2 Confidential 3 Confidential 4 Confidential 4 Confidential 5 Con	Column address width:	Memory Timing Board nufacturer data sheet ton the right. EDEC V Increase Device V OF SPRAM Protocol: D PHY Settings N Ceneral Setting A Oracle Setting Ceneral Setting A Chieved memory PLL reference clo Achieved memory PLL reference clo Advanced Clo Advanced Clo Advanced clo	ACC For Arria Settings DR3 Memory Parameters Memory Clock frequency: ad memory clock frequency: ad memory clock frequency: ck frequency: settings bock phase control ss and command clock	And Cyclone V Socs / and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz http://doi.org/125.0 MHz 250.0 MHz 125.0 MHz 125.0 MHz 125.0 MHz
• 2015 Altera Corporation—Confidential • 2015 Altera Corporation—Confidential • SDDRAM Emble • Carl State State State • Carl State State State • Carl State State • Carl State • Satue • Satue • State • State • Carl State • Carl State • Satue • Carl State • Satue • Carl State • Carl State • State • C	Control C	Memory Timing Board nufacturer data sheet to nthe right. EDECC V 400 SDRAM Protocol: 0 8 PHY Settings N 8 Ceneral Setting 1 Speed Grade: 1 Clocks 1 Seed Grade: 1 Clocks 1 Seed Grade: 1 Advanced PHY 0 Advanced Clock 9 Advanced Clock 1 Advanced Clock 9 Advanced Clock 9 Advanced Clock 1 Advanced Clock 1 Advanced Clock 9 Advanced Clock 1 Advanced Clock 9 Advanced Clock	ACCE For Arria	V and Cyclone V Socs / and Cyclone V Socs Memory Timing Board Settings 7 350.0 MHz 125.0 MHz 125.0 MHz 0 Degrees 0.0 Degrees











78

Additional Generated Files

Created when Qsys system is generated

	Description
File	Description
qsys_system_name>_ <hps instance="">_hps.svd</hps>	System View Description (SVD) file Allows visibility into the register maps of Osys
(located in the <i><system>\synthesis</system></i> directory)	peripherals from a debugging tool such as DS-5*
	XML file describes FPGA hardware system
<qsys_system_name>.sopcinfo</qsys_system_name>	1. Used to create a system header file used to
ocated in the same directory as the .qsys file)	abstract away FPGA peripheral addresses
	ADTE:
SVD File for Custom Comp	oonents
IP component designer of	an create, sud file and attach to
an interface in the <comp< td=""><td>onent>_hw.tcl file</td></comp<>	onent>_hw.tcl file
t interface property < <i>slave in</i>	terface> CMSIS SVD FILE <file path=""></file>
Ability to pass variable int	o .svd file from component
Ability to pass variable int instantiation through hw to	o .svd file from component
Ability to pass variable int instantiation through hw.to	o .svd file from component
Ability to pass variable int instantiation through hw.to	o .svd file from component cl file
Ability to pass variable int instantiation through hw.to set_interface_property <slave< p=""></slave<>	to .svd file from component cl file
Ability to pass variable int instantiation through hw.to set_interface_property <slave CMSIS_SVD_VARIABLES **</slave 	o .svd file from component cl file = interface> \ <variable> <variable value="">"</variable></variable>
Ability to pass variable int instantiation through hw.to set_interface_property <slave CMSIS_SVD_VARIABLES *</slave 	o .svd file from component cl file • interface> \ <variable> <variable value="">"</variable></variable>
Ability to pass variable int instantiation through hw.to set_interface_property <slave CMSIS_SVD_VARIABLES *</slave 	to .svd file from component cl file * interface> \ <variable> <variable value="">"</variable></variable>
Ability to pass variable int instantiation through hw.to set_interface_property <slave CMSIS_SVD_VARIABLES *</slave 	o .svd file from component cl file = interface> \ <variable> <variable value="">"</variable></variable>
Ability to pass variable int instantiation through hw.to set_interface_property <slave CMSIS_SVD_VARIABLES **</slave 	to .svd file from component cl file > interface> \ <variable> <variable value="">"</variable></variable>











- Ensure compatibility between IP blocks from different design teams or vendors
 - Any component supporting interface can be connected

Simplify design entry and team-based design

- Signal behavior defined by interface
- Improved understanding, simplified documentation
- No manual wiring or mapping of control, data, and status signals
- Fast system-level integration
- Easy system changes

Simplify interface verification

- Use verification infrastructure to verify against standard
 - < Bus functional models, interface compliance assertions and monitors, functional coverage





ANDERA

Designing with an ARM-based System on a Chip

Basic Avalon-MM Master Interface Signals

Signal Type	Width	Direction	Required	Description
address	1-64	Output	Y	Byte address corresponding to slave for transfer request
waitrequest waitrequest_n	1	Input	Y	Forces master to stall transfer until deasserted (other Avalon-MM signals must be held constant)
read read_n	1	Output	N	Indicates master issuing read request
readdata	1-1024	Input	N	Data returned from read request
write write_n	1	Output	N	Indicates master issuing write request
writedata	1-1024	Output	N	Data to be sent for write request
byteenable byteenable_n	1, 2, 4,, 128	Output	N	Specifies valid byte lanes for readdata or writedata (width = data width / 8)

167 © 2015 Altera Corporation—Confidential

Basic Avalon-MM Slave Interface Signals

Signal Type	Width	Direction	Required	Description
address	1-64	Input	N	Word address of slave for transfer request
waitrequest waitrequest_n	1	Output	N	Allows slave to stall transfer until deasserted
read read_n	1	Input	N	Indicates slave should respond to read request
readdata	1-1024	Output	N	Response data provided to the Qsys interconnect
write write_n	1	Input	N	Indicates slave should respond to write request
writedata	1-1024	Input	N	Data from the Qsys interconnect for a write request
byteenable byteenable_n	1, 2, 4, 128	Input	N	Specifies valid byte lanes for readdata or writedata (width = data width / 8)

168 © 2015 Altera Corporation—Confidential

APERA

ADERA















Qsys Memory-Mapped Packet Format (1/2)

Packet Field	Description
Address	Byte address of lowest byte in packet
Size	Describes the segment of the payload that contains valid data for a beat
Address Sideband	Up to 8 bit signals for rd/wr address channels; valid for each beat in a packet
Cache	AXI cache signals
Transaction (Exc)	Indicates exclusive access (read, compressed read, write, posted, lock)
Transaction (Posted)	Indicates non-posted writes (require response)
Data	Write - data to be written; Read - data that has been read
Byte Enables	Which bytes of data in packet are valid
Source ID	Command - ID of the master; Response - ID of the slave
Dest ID	Command - ID of the slave; Response - ID of the master
Response	AXI response signals
Thread ID	AXI transaction ID values

Note: Fields in yellow are for AXI interface support and are ignored or removed for Avalon interfaces



Designing with an ARM-based System on a Chip

Qsys Memory-Mapped Packet Format (2/2)

Packet Field	Description
Byte Count	Number of remaining bytes in the transfer
Burst Wrap	Defines the wrapping behavior during bursting
Protection	Access level protection 0 - normal access; 1 – privileged access
QoS	AXI4 std: 4 bit field carries QoS info from AXI master to slave AXI3 std: 4'b0000 indicates not participating in QoS scheme QoS bits are dropped by slaves that do not support QoS
Data sideband	On Write, signals map to WUSER register On Read, signals map to RUSER register On Write response, signals map to BUSER register

Note: See Qsys Interconnect chapter of the Quartus II Handbook for more details on the packet fields.

179 © 2015 Altera Corporation—Confidential

Which Protocol to Choose: Avalon or AXI?

< No right answer....

Reasoning	Which Bus?
Desire for simpler interfaces	Avalon
Working with existing Avalon interface-based systems	Avalon
Have legacy AXI IP	AXI
Require secure transactions	AXI
Need the ability to lock or have exclusive access to slaves (i.e. mutex):	AXI*

Ability to mix and match protocols among interfaces

*Avalon interface supports locked transactions, but does not support exclusive accesses

180 © 2015 Altera Corporation—Confidential











- 1. Create HPS system in Qsys
 - Can also simulate individual Avalon/AXI components standalone
- 2. Generate simulation model or testbench system
- 3. Write top-level test program
- 4. Build and run simulation script







HPS Simulation Support - Interfaces

- Each HPS interface will be represented by an interface BFM
- Clock output interfaces will be driven by Clock
 Master BFMs
- Pin-side interfaces will be unconnected within the HPS simulation model
- Applies to both simulation model and testbench generation



Generate Qsys System for Simulation

- Testbench Generation
 - Standard

© 2015 Altera Corporation—Confidential

189

- For component testing
- BFMs created for every exported interface
- Simple
 - For system testing
 - Only clock and reset BFMs created

Simulation Model Generation

 Generates simulation model of system, no BFMs added for exported interfaces





A-MNL-HW-SOC-15-0-v2















© 2015 Altera Corporation—Confidential A-MNL-HW-SOC-15-0-v2

202



204 © 2015 Altera Corporation—Confidential





2nd Stage

Bootloader

On-Chip

RAM

- Performs CRC check & loads 2nd stage bootloader (Preloader) software from boot source into On-Chip RAM
 - Soot ROM hands off program control to the 2nd stage bootloader

A-MNL-HW-SOC-15-0-v2

unfic

2nd Stage BL

User

BootLoader

OS

Applications

Designing with an ARM-based System on a Chip

Second Stage Bootloader



Built from Qsys handoff files

- Limited by size of On-Chip memory
- HPS I/O and SDRAM configuration data compiled into 2nd Stage Bootloader
 As software (Cyclone V and Arria V SoCs) or FPGA bitstream (Arria 10 SoCs)
- Sets HPS pin configuration
- Initializes, calibrates and verifies SDRAM setup
- Copies next stage software (e.g. U-Boot or OS) into SDRAM from boot source
- Hands off control to the next stage

ADERA.



- Application/OS specific
- Bootloader Copies
 Operating System from
 non-volatile RAM (or
 Peripheral)
 to SDRAM
 - Linux, VxWorks, etc
- Runs any other processes specified
- Hands off control to OS
- For Arria 10 devices, the functionality of the User Bootloader is built into the 2nd Stage Bootloader
Designing with an ARM-based System on a Chip

HPS Linux OS Start Up

















Altera SoC Embedded Design Suite

- Comprehensive software / firmware development environment
- FPGA-adaptive software debugging capabilities
 - ARM DS-5 Altera Edition Toolkit
- Hardware / software handoff tools
- Linux application development
 - Yocto Linux build environment
 - Pre-built binaries for Linux / U-Boot
 - Work in conjunction with the Community Portal
- Sare-metal application development
 - SoC Hardware Libraries
 - Bare-metal compiler tools
- Consign examples

© 2015 Altera Corporation—Confidential







222 © 2015 Altera Corporation—Confidential

ADERA.



Usage Examples

< System-level debug

- Board bring-up and interface testing
- System clock, reset and JTAG chain validity testing

< Bug Isolation

- HW/SW bug isolation
- Replicate MM access pattern and ensure proper response
- Dissecting locked systems while in the locked state

Process Automation

Automate production tests

Custom Visualization

- Create interactive Dashboards customized for a system
- Used to drive manual processes or get immediate feedback

224 © 2015 Altera Corporation—Confidential

Designing with an ARM-based System on a Chip







- Some functions requires JTAG to Avalon Master Bridge
- Verify the clock and reset signals
- Issue reset(s) to the system



116













A-MNL-HW-SOC-15-0-v2



Hard Processor System	n		
	hps_0		FPGA Interfaces Peripheral Pin Multiplexing HPS Clocks
f2h_stm_hw_events 12h_stm_hwevents[270] stm_hwevents h2f_cti_trig_in[7.0] trig_in h2f_cti_trig_in_ack[7.0] trig_in_ack		III	General Enable MPU standby and event signals Enable MPU general purpose signals Enable Debug APB interface
D2f_cti_ttrig_outf_n0] trig_out D2f_cti_ttrig_out_ack[7.0] trig_out_ack D2f_cti_asicct[7.0] asiccti D2f_cti_fpga_ckk_en fpga_ckk_en h2f_cti_clock h2f_cti_clock h2f_cti_clock ken			Enable System Trace Macrocell hardware events Enable FPGA Cross Trigger Interface Enable FPGA Trace Port Interface Unit Enable boot from fpga signals

Enable HPS events and cross trigger interfaces

- Enabling STM hardware events allow FPGA modules to synchronize FPGA events with the program trace
- Enabling the Cross Trigger Interface allows FPGA modules to halt the processor or take the HPS trigger out
- Connect to FPGA hardware

Must be disabled if to be used with SignalTap II Logic Analyzer

- Configure cross triggering and events from within SignalTap II setup

241 © 2015 Altera Corporation—Confidential

Trigger	
Trigger flow control: Sequential	
rigger position:	 HPS -> FPGA Cross Trigger Allow the breaking in the running of the HPS core to act as the trigger in condition for SignalTap II Logic Analyzer
✓ Trigger out	FPGA -> HPS Cross Trigger
Pin: Instance: Hard Processor System (HPS) trigger in Hard Processor System (HPS) event: U Level: Active High Latency delay: 5 cycles	 Allows SignalTap II trigger out to break the execution of the HPS core Allow trigger out to generate STM hardware event in the HPS trace

Qsys HPS Component Export of Cross Trigger Interface must be disabled

242 © 2015 Altera Corporation—Confidential

ALERA



244 © 2015 Altera Corporation—Confidential





A-MNL-HW-SOC-15-0-v2







250 © 2015 Altera Corporation—Confidential















You should now be able to

- Explain the pieces HPS in the SoC devices
- Use Qsys to instantiate and configure an HPS component
- Explain the similarities and differences with the Avalon and **AXI** protocols
- Contract SignalTap II logic analyser in conjunction with DS-5
- Explain the hardware handoff files for the software flow



© 2015 Altera Corporation—Confidential







Designing with the ARM-Based SoC

Exercise Manual

Software Requirements:

Quartus® II Software v15.0 with the Cyclone® V family installed SoC Embedded Development Suite 15.0

Hardware Requirements:

Terasic® DE- SoC development kit

http://www.altera.com/customertraining/ILT/Designing with ARM SoC 15 0 v2.zip

A-MNL-HW-SoC-EX-15-0-v2

Exercise 1

Instantiate the HPS Component in Qsys



Objectives:

- Add a Hard Processor System (HPS) component to an existing Qsys System
- Configure the HPS interfaces and other parameters

As you proceed through the exercises, be sure to completely read the instructions for each step and sub-step in this lab manual. Use the lines next to each step (____) to keep track of your progress or to check off completed steps in the exercises.

If you have any questions or problems, please ask the instructor for assistance.

A-MNL-HW-SoC-EX-15-0-v2

Step 1: Set Up an Embedded Hardware Design Project

- 1. Find the lab materials on your training computer by navigating in the windows explorer to the C:\altera_trn\Designing_with_ARM_SoC directory. *This directory will be referred to throughout these exercises as the project folder*.
- 2. If there are already existing subdirectories in the project directory, **delete** them before continuing. This will ensure you are starting fresh with clean files and not files created from a previous class. There should be nothing in the directory other than the self-extracting zip file.
- 3. Double-click on the file **Designing_with_ARM_SoC_15_0_v2.exe**
- 4. Select **Unzip** to extract its contents to the **Designing_with_ARM_SoC** folder.
- _____ 5. Click **Close** when complete.
- 6. Change directory into the *<project_folder>*\Labs directory.
 In this folder, you will find the Quartus II project that you will use today.
- _____7. Start the Quartus II version **15.0** Software from the windows start menu
- 8. Open the soc_system.qpf by selecting File -> <u>Open Project</u> from the menu bar and then selecting the <project_folder>\Labs\soc_system.qpf file.

Be sure to use File -> Open Project and not File -> Open.

9. Click Open.

Next, you will start building your system by instantiating the HPS component.

- 10. From the Quartus II Tools menu, choose Qsys
 This opens Qsys system integration tool which is required to design with the Hard Processor
 System, we will talk more about the advantages of using this tool later in the presentation.
 The Qsys tool is used to generate the HDL file for the system which will then be compiled.
 - _____11. Double-click the **soc_system.qsys** file when prompted to open.

In the interest of speeding your creation of the system along, the Qsys system already contains several components and a Clock Source component. If you were to create your own Qsys system from scratch, only the Clock Source component would be present at first.



Step 2: Add Hard Processor System (HPS) Component

The HPS component consists of the dual ARM® CortexTM- A9 processor with various peripherals that can be enabled for use in the system. The block diagram below shows the system, divided up into HPS and FPGA portions. The items in the upper HPS portion will be configured now.

There are multiple tabs used to configure the HPS component. These tabs are FPGA interfaces, Peripheral Pin Multiplexing, HPS Clocks, and SDRAM. Each of these tabs will be looked at in sequence to configure them.



6



_ 1. In the Search box under the **IP Catalog** tab, type "processor".



The search feature is very useful when locating components in the library.

2. Double-click Arria V/Cyclone V Hard Processor System.

By double clicking, we are creating an instance of the IP into our current system. This also opens the HPS component dialog box allowing us to customize the component.

We will be discussing every one of the options in the presentation later.

_____ 3. On the **FPGA Interfaces** tab, **disable** the **MPU standby and event signal**, which should be enabled by default.

These are internal signals that indicate if the microprocessor is in standby mode and can wake up the CPU. We are disabling these because our design does not have any logic in the FPGA fabric that can take advantage of these features.

Note: It may take up to 2 seconds for the GUI to respond to your selections.

4. Ensure that the **general purpose signals** are **disabled** (default).

These are signals which produce a pair of 32-bit unidirectional general purpose interfaces between the FPGA and HPS. For this exercise, these signals are not needed

5. Enable System Trace Macrocell hardware events

This allows custom hardware to inject trace events to the HPS trace bus

6. In the **AXI Bridges** section, ensure that the **FPGA-to-HPS interface width** is set to **64-bit**. *Enabling the FPGA to HPS interface allows masters within the FPGA to access to HPS peripherals.* 64-bits is the width of the interface to the hardware logic.



7. Set the **HPS-to-FPGA interface width** to 128-bit

Enabling the HPS to FPGA interfaces allows the HPS master to access the FPGA peripherals. Setting it to a wider width allows the interface to run on a slower clock but maintaining throughput.

8. Ensure that the **lightweight HPS-to -FPGA interface width** is set to **32-bit**.

Unlike the regular HPS to FPGA bridge which is tuned for throughput, the lightweight HPSto-FPGA bridge is tune for latency. Using two HPS to FPGA bridges allows us to differentiate traffic type to increase performance. Control and status type of access can now use the lightweight bridge while data transfers will be assigned to the regular high throughput HPS to FPGA Bridge.

The settings should now look like this:

🚣 Arria V/Cyclone V Hard Processo	or System - hps_0
Arria V/Cyclone	V Hard Processor System
Block Diagram Show signals	FPGA Interfaces Peripheral Pins HPS Clocks SDRAM
hp f2h_stm_hw_events conduit f2h_sdram0_clock clock f2h_sdram0_data axi h2f_axi_clock clock f2h_axi_clock clock f2h_axi_slave axi h2f_lw_axi_clock clock	 Enable MPU standby and event signals Enable general purpose signals Enable Debug APB interface Enable System Trace Macrocell hardware events Enable FPGA Cross Trigger Interface Enable FPGA Trace Port Interface Unit Enable FPGA Trace Port Alternate FPGA Interface Enable boot from fpga signals Enable HLGPI Interface
	▼ AXI Bridges FPGA-to-HPS interface width: HPS-to-FPGA interface width: Lightweight HPS-to-FPGA interface width: 32-bit

Scrolling down the FPGA interface tab, there are still more options available to set. There are the FPGA-to-HPS SDRAM interface settings, Reset settings and DMA Peripheral Request settings.



_9. Scroll down the FPGA interface window until you see the FPGA-to-HPS SDRAM Interface and select the f2h_sdram0 interfaces in the window.

The FPGA-to-HPS SDRAM interface allow FPGA masters to directly read/write from the HPS SDRAM. If you don't need cache coherency support this is the fastest way to access the SDRAM. If you do need cache coherency then you can use the FPGA-to-HPS Bridge through the Accelerator Coherency Port to access the SDRAM.

10. Click the "-"button to remove the interface since we won't be using it.

Type	Width
h_sdram0 AXI-3	- 64

11. In the **Resets** section enable the three FPGA-to-HPS reset requests while ensure HPS-to-FPGA cold reset and warm reset handshake are disabled.

Our FPGA components will be able to reset the HPS.

12. Scroll down to the **DMA Peripheral Request** section and verify that all rows indicate "**No**" under the Enabled column.

Enabling the DMA peripheral request would allow soft logic in the FPGA fabric to communicate with the DMA controller in the HPS through one of the eight request IDs. Our design does not use this capability.

13. Scroll down to the **Interrupts** section and **enable** the **FPGA-to-HPS interrupts** option. *This will provide 64 bits of interrupts for the FPGA components to send interrupts to the Generic Interrupt Controller in the HPS.*





Step 3: Configure HPS Peripherals (MAC, NAND, QSPI, SDIO, USB)

Under the Peripheral Pins tab, there are options to enable the HPS peripherals. There are more peripherals than there are available IOs to support them, so choices will have to be made regarding which HPS component uses which pins. To accommodate this there may be multiple I/O sets that we can use for each component.

By hovering with a mouse over each interface in the Peripheral Pins tab (EMAC1 mode in the example below), a list of the signals used in that interface pops up.

10


Arria V/Cyclone V Hard Processor System - hps	:_0	-		
Arria V/Cyclone V Hard P altera_hps	rocessor System			
🔻 Block Diagram				
Show signals	FPGA Interfaces Peripheral	Pins HPS C	locks SI	DRAM
	TEthernet Media Access	Controlle	r	
hps 0	EMAC0 pin:	Unused	•	
	EMAC0 mode:	N/A 👻		
hps_ioconduit	EMAC1 pin:	HPS I/O Set	t0 👻	
h2f_axi_clock reset	EMAC1 mode:	RGMII		
f2h_axi_clock axit		EMAC1 m	ode (EM	AC1_Mode):
f2h_axi_slave	NAND Flash Controller	Signal Mer	mbership	Per Mode Usage O
h2f lw axi clock	NAND mode:		RGMII	RGMII with I2C3
f2h irg0		MDC	Х	
f2h irc1	🝸 Quad SPI Flash Contro	MDIO	Y	
interrupt	QSPI pin:		^	
	QSPI mode:	RXD0	X	X
	SD/MMC Controller	RXD1	X	Х
	SDIO pin:	RXD2	Х	Х
	SDIO mode:	RXD3	Х	х
			Y	Y
	USB Controllers			^
	USBO PHV interface mode:	RX_CIL	X	X
	USB1 pip:	TXD0	X	Х
	USB1 PHV interface mode	TXD1	Х	Х
		TXD2	Х	Х
	SPI Controllers	TXD3	X	x
	SPIMU pin:	TY CIN	v	×
	SPIMU mode:		^	^
	•	TX_CTL	X	Х

1. Select the **Peripheral Pins** tab.

This tab allows us to enable HPS components as well as to choose which one of the IOs are assigned to those enabled components.

11

2. Under the Ethernet Media Access Controller section, set EMAC1 pin to HPS I/O Set 0 and ensure the EMAC1 mode is set to RGMII.

We have now enabled Ethernet MAC 1 using the MDIO PHY management interface.

_____3. Under the **QSPI Flash Controller** section, set **QSPI pin** to **HPS I/O Set 0.**



- Lab 1
- 4. Ensure the **QSPI mode** is set to **1 SS** (slave select) for use with 1 device.
- 5. In the SDMMC/SDIO Controller section, set SDIO pin to HPS I/O Set 0.
- _____ 6. Set the **SDIO mode** to **4-bit data**.
- 7. Under the USB Controllers section, set USB1 pin multiplexing to HPS I/O Set 0, and ensure that the USB1 PHY interface mode is set to SDR with PHY clock output mode.

▼ Ethernet Media Access Controller EMAC0 pin: Unused EMAC0 mode: N/A ▼ EMAC1 pin: HPS I/O Set 0 ▼ EMAC1 mode: RGMII ▼ NAND Flash Controller NAND pin: Unused NAND mode: N/A ▼
EMAC0 pin: Unused ▼ EMAC0 mode: N/A ▼ EMAC1 pin: HPS I/O Set 0 ▼ EMAC1 mode: RGMII ▼ NAND Flash Controller NAND pin: Unused ▼ NAND mode: N/A ▼
EMAC0 mode: N/A EMAC1 pin: HPS I/O Set 0 EMAC1 mode: RGMII MAND Flash Controller NAND pin: Unused NAND mode: N/A
EMAC1 pin: EMAC1 mode: MAND Flash Controller NAND pin: NAND mode: N/A Ouad EBI Elach Controller
EMAC1 mode: RGMII NAND Flash Controller NAND pin: Unused NAND mode: N/A
NAND Flash Controller NAND pin: Unused NAND mode: N/A N/A
NAND Flash Controller NAND pin: Unused NAND mode: N/A
NAND pin: Unused NAND mode: N/A
NAND mode: N/A -
Ouad SBI Flach Controllor
V Duad SDI Liach Lontrollor
Quad SF1 Hash Concroller
QSPI pin: HPS I/O Set 0 ▼
QSPI mode: 1 SS 🔻
SD/MMC Controller
SDIO pin: HPS I/O Set 0 →
SDIO mode: 4-bit Data
▼ USB Controllers
USB0 pin: Unused -
USB0 PHY interface mode: N/A 👻
USB 1 pin: HPS I/O Set 0 🗸
USB1 PHY interface mode: SDR with PHY dock output mode 👻

- 8. Under the SPI Controllers section, set SPIM1 pin to HPS I/O Set 0.
- 9. Set the **SPIM1** mode to **Single Slave Select.**
- 10. Under the UART Controllers section, set UART0 pin to HPS I/O Set 0.
- 11. Set the **UART0 mode** to **No Flow Control**.



SPI Controllers	
SPIM0 pin:	Unused 👻
SPIM0 mode:	N/A 👻
SPIM1 pin:	HPS I/O Set 0 👻
SPIM1 mode:	Single Slave Select 👻
SPIS0 pin:	Unused 🗸
SPIS0 mode:	N/A 👻
SPIS1 pin:	Unused 🗸
SPIS1 mode:	N/A 👻
* UART Controllers	
UART0 pin:	HPS I/O Set 0 👻
UART0 mode:	No Flow Control 👻
UART1 pin:	Unused 👻
UART1 mode:	N/A 👻

- 12. Under the I2C Controllers section, set I2C0 pins to HPS I/O Set 0.
- _____13. Ensure that the **I2C0 mode** is set to **I2C**.
- _____14. Set **I2C1 pins** to **HPS I/O Set 0.**
- _____15. Ensure that the **I2C1 mode** is set to **I2C.**
- 16. Ensure CAN Controllers and the Trace Port Interface unit are all Unused



I2C Controllers	
I2C0 pin:	HPS I/O Set 0 👻
I2C0 mode:	I2C 👻
I2C1 pin:	HPS I/O Set 0 👻
I2C1 mode:	I2C 🗸
I2C2 pin:	Unused 🗸
I2C2 mode:	N/A 👻
I2C3 pin:	Unused 👻
I2C3 mode:	N/A 👻
CAN Controllers	5
CAN0 pin:	Unused 👻
CAN0 mode:	N/A 👻
CAN1 pin:	Unused 👻
CAN1 mode:	N/A 👻
	•
Trace Port Inte	erface Unit
TRACE pin:	Unused 👻
TRACE mode:	N/A 👻

_____17. Check the messages window in the HPS component configuration window and verify that there are **NO errors** regarding conflicts.

If there are errors, they would appear at in the message window. Here's an example

Error: hps_0: Refer to the Peripherals Mux Table for more details. The selected peripherals 'EMAC1' and 'NAND' are conflicting.

Two interfaces cannot share the same pins. The peripherals mux table at the bottom shows if there are pins with invalid assignments, such as having multiple interfaces. (The bold outlines shown in the screen shot below indicate which signals are in use.)

Peripherals Mux Table			
PinName	mux_select_l	mux_select_2	mux_select_3
NAND_ALE	QSPI.SS3 (Set1) (Set0)	EMAC1.TX_CLK (Set0)	NAND.ALE (Set0)
NAND_CE	USB1.D0 (Set1)	EMAC1.TXD0 (Set0)	NAND.CE (Set0)
NAND_CLE	USB1.D1 (Set1)	EMAC1.TXD1 (Set0)	NAND.CLE (Set0)
NAND_RE	USB1.D2 (Set1)	EMAC1.TXD2 (Set0)	NAND.RE (Set0)
NAND_RB	USB1.D3 (Set1)	EMAC1.TXD3 (Set0)	NAND.RB (Set0)

If an error similar to the one above appears, check the peripherals mux table to find out which interfaces are in conflict and correct them.

Only one signal per row should have a bold outline in the peripherals mux table as follows:

14



•	Perip	hera	s Mux	Tabl
_				

PinName	mux_select_l	mux_select_2	mux_select_3
NAND_ALE	QSPI.SS3 (Set1) (Set0)	EMAC1.TX_CLK (Set0)	NAND.ALE (Set0)
NAND_CE	USB1.D0 (Set1)	EMAC1.TXD0 (Set0)	NAND.CE (Set0)
NAND_CLE	USB1.D1 (Set1)	EMAC1.TXD1 (Set0)	NAND.CLE (Set0)
NAND_RE	USB1.D2 (Set1)	EMAC1.TXD2 (Set0)	NAND.RE (Set0)
NAND_RB	USB1.D3 (Set1)	EMAC1.TXD3 (Set0)	NAND.RB (Set0)

18. In the **Peripherals mux** table, find **GPIO9** under the **GPIO** column (5th column of the table).

Since this particular pin RGMII0_TX_CTL is not being used by another component, we're able to configure it as a General Purpose IO.

19. Enable GPIO09 by clicking the GPIO09 button.

Peripherals Mux Table				
PinName	mux_select_l	mux_select_2	mux_select_3	* GPIO
RGMII0_RX_CTL		USB1.D7 (Set0)	EMACO.RX_CTL (Set0)	GPI008
RGMII0_TX_CTL			EMACO.TX_CTL (Set0)	GPI009
RGMII0_RX_CLK		USB1.CLK (Set0)	EMACO.RX_CLK (Set0)	GPI010

20. Repeat the above 2 steps for these additional GPIO pins:

GPIO35	
GPIO40	
GPIO48	
GPIO53	
GPIO54	
GPIO61	

Step 3: Configure HPS Clocks

On the HPS Clocks tab the specific clock sources and frequencies are specified. Remember from the presentation that these properties are all managed by the Clock Manager Component. When you make the selections on this tab the information is used to generate the 2^{nd} stage bootloader software which executes these selections.

- 1. Click on the **HPS Clocks** Tab
- ____2. Click on the **Input Clocks** Tab



 ____ 3. Ensure EOSC1 and EOSC2 clock frequencies are set to 25Mhz and all FPGA-to-HPS References clocks are disabled.

FPGA Interfaces Peripheral Pins HPS Clocks SDRAM		
Input Clocks Output Clocks		
* External Clock Sources		
EOSC1 dock frequency:	25.0	MHz
EOSC2 dock frequency:	25.0	MHz
FPGA-to-HPS PLL Reference Clocks		
Enable FPGA-to-HPS SDRAM PLL reference clock		
Enable FPGA-to-HPS peripheral PLL reference clock		
FPGA-to-HPS SDRAM PLL reference clock frequency:	0.0	MHz
FPGA-to-HPS peripheral PLL reference clock frequency:	0.0	MHz

In this design we will not be sourcing any clocks from the FPGA fabric nor sending any clocks to the FPGA fabric.

- 4. Click on the Output Clocks Tab.
- 5. Ensure reference is set to EOSC1 clock and clock sources are set as the screen capture.

FPGA Interfaces Peripheral Pins HPS Clocks SDRA	M
Input Clocks Output Clocks	
Clock Sources	
Peripheral PLL reference clock source:	EOSC1 dock 🗸
SDMMC clock source:	Peripheral NAND SDMMC clock 🗸
NAND clock source:	Peripheral NAND SDMMC clock
QSPI clock source:	Main QSPI clock
L4 MP clock source:	Peripheral base clock 👻
L4 SP dock source:	Peripheral base clock 👻

- 6. Disable "Use default MPU clock frequency"
- 7. Instead set the MPU clock frequency to 800 MHz

Main PLL Output Clocks - Desired Frequencies			
Default MPU clock frequency:	925.0	MHz	
Use default MPU clock frequency			
MPU clock frequency:	800.0	MHz	
L3 MP clock frequency:	200.0 👻 MHz		
L3 SP clock frequency:	100.0 👻 MHz		



Step 4: Configure SDRAM

Under the SDRAM tab, there are options to set the SDRAM parameters for the DDR3 on the board. There are four tabs for the SDRAM configuration, PHY Settings, Memory Parameters, Memory Timing, and Board Settings.

The settings need to match the datasheet of the Micron DDR3 device on the board. In the interest of time, you will use a preset rather than change all the settings manually. The preset for that configuration stores all of the relevant settings. You can always create your own preset by clicking the New... button then save the preset with a custom name.

1. Click the **SDRAM** tab in the HPS component wizard.

Ensure the Preset window is visible. If not, the window is hidden to the right of the wizard. Make the window visible by dragging the right border of the dialog box to the left.

	-								
FPGA Interfaces Peripheral Pins HPS Clocks SDRAM									
SDRAM Protocol: DDR3									
PHY Settings Memory Parameters Memory Timing Board Settings									
	-								
▼ Clocks	=								
Memory clock frequency: 300.0 MHz									
Use specified frequency instead of calculated frequency									
Achieved memory clock frequency: 200 0									

____2. Select the **DE1 SoC SDRAM** preset in the presets window.

		7	-	Presets		
FPGA Interfaces Peripheral Pins HP	S Clocks SDRAM					
SDRAM Protocol: DDR3 -			Project			
PHY Settings Memory Parameters	Memory Timing 8	Board Settings		Clic	k New to create a preset.	
				Library		
* Clocks			=	•	DE1 SOC SDRAM	
Manager de de Caserana	-	7			ELPIDA EDJ1108BASE-8C	
Memory clock frequency:	400.0	MHz		•	ELPIDA EDJ5308BASE-8C	
Use specified frequency instea	d of calculated fre	quency		• ••	JEDEC DDR2-1066 256MB X8	
		7			JEDEC DDR 2-1066 512MB X8	
Achieved memory clock frequency:	400.0	MHz			JEDEC DDR 2-400 256MB X8	
PLL reference clock frequency:	25.0	MHz			JEDEC DDR2-400 512MB X8	
					JEDEC DDR2-533 256MB X8	
Advanced PHY Settings				JEDEC DDR2-533 512MB X8		
Supply Voltage:	1.5V DDR3 -			• • •	JEDEC DDR2-667 256MB X8	
I/O standard				• • •	JEDEC DDR2-667 512MB X8	
1/O stanuaru:	SSTL-15 👻	SSTL-15 👻			JEDEC DDR 2-800 256MB X8	

_ 3. Click **Apply**. You should see **DE1 SoC SDRAM** preset appear in bold

When a preset is in bold, it signifies all of the settings in the preset have been applied.



_4. Click the **PHY Settings** tab and verify that the circled settings match the following.

FPGA Interface	s Peripheral Pin Multi	plexing HPS Clo	cks SDRAM	
SDRAM Protoco	DDR3 🚽			
PHY Settings	Memory Parameters	Memory Timing	Board Settings	
Clocks				
Memory cloc	k frequency:	400.0	MHz	
Use spe	cified frequency instea	ad of calculated fi	requency	
Achieved me	mory clock frequency	400.0	MHz	
PLL reference	e clock frequency:	25.0	MHz	
Advanced	PHY Settings			
Supply Volta	ge:	1.5V DDR3	•	
I/O standard	d:	SSTL-15 🚽		

_____5. Click the **Memory Parameters** and verify that the circled settings match the following.

ļ	FPGA Interfaces Peripheral Pins HPS (Clocks SDRAM
	SDRAM Protocol: DDR3	
	PHY Settings Memory Parameters M	emory Timing Board Settings
	Apply memory parameters from the mar Apply device presets from the preset lis	nufacturer data sheet t on the right.
	Memory vendor:	Micron 👻
	Memory format:	Discrete Device 👻
	Memory device speed grade:	800.0 V MHz
	Total interface width:	32
	Number of DQS groups:	4
	Number of chip select/depth expansion:	1 -
	Number of clocks:	1 -
	Row address width:	15
	Column address width:	10
	Bank-address width:	3
	Enable DM pins	
	V DQS# Enable	

6. Scroll down to the **Memory Initialization Options** section and verify that **ODT Rtt nominal value** is set to **RZQ/6**.



Memory Initialization Options	
Mirror Addressing: 1 per chip select:	0
Address and command parity	
Mode Register 0	
Burst Length:	Burst chop 4 or 8 (on the fly) 👻
Read Burst Type:	Sequential 👻
DLL precharge power down:	DLL off 👻
Memory CAS latency setting:	7
Mode Register 1	
Output drive strength setting:	RZQ/6 👻
ODT Rtt nominal value:	RZQ/6 👻
Mode Register 2	
Auto selfrefresh method:	Manual 👻
Selfrefresh temperature:	Normal 👻
Memory write CAS latency setting:	7 🗸
Dynamic ODT (Rtt_WR) value:	Dynamic ODT off 👻

7. Click on the **Memory Timing** tab and verify that the circled settings match the following screen shot.

(These values are found on the data sheet for the Micron part. If further knowledge on these is required, please attend our instructor led External Memory Interfaces course or one of our free Memory Interface online trainings where we will discuss in detail how to implement a successful modern high speed memory controller.



	FPGA Interfac	ces Peripheral Pir	HPS Clocks SDRAM				
	SDRAM Protoc	col: DDR3 👻					
	PHY Settings	Memory Param	eters Memory Timing Board Settings				
	Apply timing	parameters from	the manufacturer data sheet				
	Apply device	presets from the	preset list on the right.				
	tIS (base):	190	ps				
	tIH (base):	140	ps				
	tDS (base):	30	ps				
	tDH (base):	65	ps				
Л	tDQSQ:	125	ps				
	tQH:	0.38	cycles				
	tDQSCK:	255	ps				
	tDQSS:	0.25	cycles				
	tQSH:	0.4	cycles				
	tDSH:	0.2	cycles				
	tDSS:	0.2	cycles				
	tINIT:	500	us				
	tMRD:	4	cycles				
	tRAS:	36.0	ns				
	tRCD:	13.125	ns				
	tRP:	13.125	ns				
	tREFI:	7.8	us				
	tRFC:	300.0	ns				
	tWR:	15.0	ns				
	tWTR:	4	cycles				
	tFAW:	45.0	ns				
	tRRD:	7.5	ns				
	tRTP:	7.5	ns				

- 8. Click the **Board Settings** tab and verify that "**Use Altera's default settings**" is selected under both the **Setup and Hold Derating** section and the **Channel Signal Integrity** section.
- 9. Scroll down to the **Board Skew** section and verify that the board skews are set as follows:



Board Skews

PCB traces can have skews between them that can cause timing margins to be reduced. Furthermore skews between different ranks can further reduce the timing margin in multi-rank topologies. Restore default values Maximum CK delay to DIMM/device: 0.03 ns Maximum DQS delay to DIMM/device: 0.02 ns Minimum delay difference between CK and DQS: 0.06 ns Maximum delay difference between CK and DQS: 0.12 ns Maximum skew within DQS group: 0.01 ns Maximum skew between DQS groups: 0.06 ns Average delay difference between DQ and DQS: 0.05 ns Maximum skew within address and command bus:

Click **Finish** in the HPS configuration window to accept the configuration settings and close 10. the window.

There will be errors in the Qsys system as we haven't made any of the necessary connection to the HPS yet, we will resolve those in exercise 2.

0.02

ns

ns

Exercise Summary

Added an HPS component to a Qsys System

Average delay difference between address and command and CK: 0.01

Configured an HPS component

END OF EXERCISE 1



Exercise 2

Complete the HPS Qsys System



Objectives:

- Connect the HPS instantiation with the FPGA system in Qsys
- Instantiate additional FPGA components in Qsys
- Generate the Qsys system

Our completed system will include the following components:

Hard Processor SystemOn-chip memoryClock SourceJTAG to Avalon® Master Bridge (To Master HPS Components)JTAG to Avalon Master Bridge (To Master FPGA Components)Interrupt Capture ModuleSystem ID peripheralJTAG UARTParallel IOs for DIP switch, push buttons, and LEDsJTAG UART

You will be building the following system:



This system will have a processor and a number of embedded peripherals, including interrupt capturer, PIOs, and JTAG bridges. It also has a sysid register used to identify the system built. The specific components you will be adding are colored dark in the diagram above. Note that we've already instantiated the HPS component in the previous lab.

Throughout this lab, as we add components, reordering components in the Qsys system view can make verification easier. The screenshots provided will often be organized to make the connections more obvious, but components do not have to be ordered that way.



Step 1: Connect the HPS Component

- 1. Back in the Qsys **System Contents** window, find the row associated with the HPS component we just added, it should be at the bottom and named **hps_0**
- 2. Export the **h2f_reset** Reset Output port by double clicking in the **Export** column and accepting the default name, **hps_0_h2f_reset** by pressing the enter key.

By exporting we're making the signal available outside of the Qsys system. This way we can connect the signal to pin or to other non-Qsys FPGA logic.

- _____3. Export the **f2h_cold_reset_req** Reset input port by double clicking in the **Export** column and accepting the default name, **hps_0_f2h_cold_reset_req** by pressing the enter key.
- 4. Export the **f2h_debug_reset_req** Reset input port by double clicking in the **Export** column and accepting the default name, **hps_0_f2h_debug_reset_req** by pressing the enter key.
- 5. Export the **f2h_warm_reset_req** Reset input port by double clicking in the **Export** column and accepting the default name, **hps_0_f2h_warm_reset_req** by pressing the enter key.
- 6. Export the **f2h_stm_hw_events** conduit port by double clicking in the **Export** column and accepting the default name, **hps_0_stm_hw_events** by pressing the enter key.
- 7. Rename the exported name of the hps_io conduit port of the HPS component by selecting hps_io in the Export column and typing hps_0_hps_io.
- 8. Verify that the **memory conduit port** is exported and named **memory**. If it is not, export that interface with the name **memory**.

These exported connections can be seen below. It needs to appear Exactly as shown.

			-		i
V		E] 🛄 hps_0	Arria V/Cyclone V Hard Processor System	
	$\rightarrow \rightarrow$	D -	f2h_cold_reset_req	Reset Input	hps_0_f2h_cold_reset_req
	$\rightarrow \rightarrow \rightarrow$	D-	f2h_debug_reset_req	Reset Input	hps_0_f2h_debug_reset_req
	\rightarrow		f2h_warm_reset_req	Reset Input	hps_0_f2h_warm_reset_req
			f2h_stm_hw_events	Conduit	hps_0_f2h_stm_hw_events
		<u>~</u> ~	memory	Conduit	memory
			hps_io	Conduit	hps_0_hps_io
	\square		h2f_reset	Reset Output	hps_0_h2f_reset

9. Connect the **Clock Input** interface, **h2f_axi_clock**, on the HPS by choosing **clk_0** in the drop-down menu in the **Clock** column of the HPS instance.



V			⊡ @_ hps_0	Arria V/Cyclone V Hard Processor System		
		- D-	f2h_cold_reset_req	Reset Input	hps_0_f2h_cold_reset_req	
		- D-	f2h_debug_reset_req	Reset Input	hps_0_f2h_debug_reset_req	
			f2h_warm_reset_req	Reset Input	hps_0_f2h_warm_reset_req	
		00	f2h_stm_hw_events	Conduit	hps_0_f2h_stm_hw_events	
		00	memory	Conduit	memory	
		00	hps_io	Conduit	hps_0_hps_io	
		- 0-	h2f_reset	Reset Output	hps_0_h2f_reset	
	•	\rightarrow	h2f_axi_clock	Clock Input		
			h2f_axi_master	AXI Master	Double-click to export	clk_0
	¢	\rightarrow	f2h_axi_clock	Clock Input	Double-click to export	unconnected

There are many ways to connect the clock. You could have also right clicked on the interface or used the connections panel.

- 10. Connect the **Clock Input** interface, **f2h_axi_clock**, on the HPS by choosing **clk_0** in the drop-down menu in the **Clock** column of the HPS instance.
- 11. Connect the **Clock Input** interface, **h2f_lw_axi_clock**, on the HPS by choosing **clk_0** in the drop-down menu in the **Clock** column of the HPS instance.

The clocks on the HPS should be connected as shown in the following picture.

V			1	∃ 🦳 hps_0	Arria V/Cyclone V Hard Process	or System	
				f2h_cold_reset_req	Reset Input	hps_0_f2h_cold_reset_req	
		\rightarrow \rightarrow \rightarrow \rightarrow		f2h_debug_reset_req	Reset Input	hps_0_f2h_debug_reset_req	
				f2h_warm_reset_req	Reset Input	hps_0_f2h_warm_reset_req	
			00	f2h_stm_hw_events	Conduit	hps_0_f2h_stm_hw_events	
			00	memory	Conduit	memory	
			<u>~~</u>	hps_io	Conduit	hps_0_hps_io	
			- 0-	h2f_reset	Reset Output	hps_0_h2f_reset	
		♦	\rightarrow	h2f_axi_clock	Clock Input	Double-click to export	clk_0
				h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clock]
		♦	\rightarrow	f2h_axi_clock	Clock Input	Double-click to export	clk_0
	۵ <u> </u> ۵		\rightarrow	f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_clock]
		•	\rightarrow	h2f_lw_axi_clock	Clock Input	Double-click to export	clk_0
		4	<u> </u>	h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi_clock]

All errors should be resolved now, there are still some warnings which we will resolve soon.

Step 2: Adding Additional System Components

_ 1. Double-clock the Clock Source component (named clk_0) and ensure that the Clock
 Frequency is set to 50 MHz to match the oscillator on the development board.

We're using the clock source component to bring a clock into the Qsys system and we've already connected it to the FPGA side of the HPS bridges.

2. Ensure that **clock frequency is known is** checked.



🧕 Parameters 🛛									
soc_system > clk_0									
Clock Source									
▼ Parameters									
Clock frequency:	5000000		Hz						
Clock frequency is known									
Reset synchronous edges: None 🗸									

- 3. Close the Clock Source **Parameters** window
- 4. Erase "processor" from the Search box under the **IP Catalog** tab. If that's still there. *Now we're going to add components by browsing in the library.*
- 5. Add a **System ID Peripheral** to the Qsys system:
 - a. Double-click the System ID Peripheral in the Basic Functions > Simulation;Debug and Verification > Debug and Performance folder in the Qsys IP Catalog pick-list window to open up its configuration window.
 - b. Enter **0xacd51302** as the **32 bit system ID.**
 - c. Click **Finish** to add the component to the Qsys system.

The System ID peripheral component contain registers for the ID as well as the Qsys generation timestamp, it can be used to identify the current system programmed in the FPGA.

For more information on this component and others, please consult the **Embedded Peripheral IP User Guide** found on www.altera.com

- 6. Connect the System ID component to the Qsys system.
 - a. Connect the **clk input** port of the System ID Peripheral to **clk_0** by selecting it in the clock column drop down menu.
 - b. Rename the System ID component by clicking on its name in the **Name** column and typing **sysid_qsys.**
 - c. Connect the System ID as shown below using the right click menu or connections panel



Component	Port	Component		P	ort	
sysid_qsys	control_slave	То	To hps_0		2f_lw_axi_master	
sysid_qsys	control_slave	fpga_only_master		n	naster	
		Clove Clove cock Clove naster AXI Inte Sys Clove	k Ir Sla k Ir k Ir k Ir Ma hps_0.h2f_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master hps_0.h2f_lw_axi_master	/e 7	Connections: sysid_qsys.control_slave Filter Edit Add Rename Duplicate	Ctrl+E Ctrl+R Ctrl+D
	reset control_slave	Res Ava	et Input slon Memory Mapped Slave		Duplicate Remove Details	Ctri+D

Notice we're connecting the System ID slave interface to the HPS to FPGA lightweight bridge as accesses to the System ID component is consider a Control/Status access.

- d. Set the **base address** for the System ID Peripheral by double-clicking the address for the System ID peripheral in the **Base** address column and typing **0x0001_0000**.
- e. Click the lock icon next to the base address to lock it.

By locking the address, we won't allow Qsys to assign any other address to this component when we tell Qsys to automatically assign base addresses.

V								🗉 sysid_qsys	System ID Peripheral			
				•			\rightarrow	clk	Clock Input	Double-click to export	clk_0	
	¢		-	<u> </u>	-	>	\rightarrow	reset	Reset Input	Double-click to export	[clk]	
	$ \diamond $	• • •	+	+			\rightarrow	control_slave	Avalon Memory Map	Double-click to export	[clk]	● 0x0001_0000

____7. Move the HPS component to the top of the Qsys system by selecting the hps_0 component and clicking the "move to top" button, riangleright on the Qsys tool bar to the left of the System Contents window.

When we move the component in the System Contents window, we're not altering any connections, only the appearance of the system.

8. Move the **System ID component** right below the **hps_only_master** component as shown in the following screen shot.



Your systems should resemble the following: (This diagram shows components already added to the system minimized for simplicity)

System Contents 3	tem Path: sysid_qsys					_ = =
Use Connections	Name	Description	Export	Clock	Base	End
	曰 啦 hps_0	Arria V/Cyclone V H				
· · · · · · · · · · · · · · · · · · ·	-□- f2h_cold_reset_req	Reset Input	hps_0_f2h_cold_reset_req			
↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	-D- f2h_debug_reset_req	Reset Input	hps_0_f2h_debug_reset_req			
	D- f2h_warm_reset_req	Reset Input	hps_0_f2h_warm_reset_req			
9		Conduit	hps_0_f2h_stm_hw_events			
Ý V V		Conduit	memory			
•		Conduit	hps_0_hps_io			
	- h2f_reset	Reset Output	hps_0_h2f_reset			
+	→ h2f_axi_dock	Clock Input	Double-click to export	clk_0		
	h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clock]		
→ +	→ f2h_axi_clock	Clock Input	Double-click to export	clk_0		
	→ f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_clock]	= 0x0000_0000	0xffff_ff
↓	→ h2f_lw_axi_clock	Clock Input	Double-click to export	clk_0		
	→ h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi		
	→ f2h_irq0	Interrupt Receiver	Double-click to export		IRQ	0
	→ f2h_irq1	Interrupt Receiver	Double-click to export		IRQ	0
	→ 🕀 🛄 hps_only_master	JTAG to Avalon Mas		clk_0		
	sysid_qsys	System ID Peripheral				
• • • •	→ clk	Clock Input	Double-click to export	clk_0		
	→ reset	Reset Input	Double-click to export	[clk]		
	→ control_slave	Avalon Memory Map	Double-click to export	[clk]		0x0001_00
	→ 🕀 dipsw_pio	PIO (Parallel I/O)		clk_0		0x0001_00
	→ 🕀 button_pio	PIO (Parallel I/O)		clk_0		0x0001_00
	→ 🕀 jtag_uart	JTAG UART		clk_0		0x0002_00
	→ 🕀 🛄 fpga_only_master	JTAG to Avalon Mas		clk_0		
	⊟ clk_0	Clock Source				
	□- dk_in	Clock Input	clk	exported		
0	D- dk_in_reset	Reset Input	reset			
	— dk	Clock Output	Double-click to export	clk_0		
		Reset Output	Double-click to export	_		

- 9. Add the On-Chip RAM component:
 - a. Double click the On-Chip Memory (RAM or ROM) component from the IP Catalog in the Basic Functions > On Chip Memory folder to open the configuration window.
 - b. Set the Data width to 64 bits.
 - c. Set the **Total memory size** to **65536 bytes.**
 - d. Ensure **Dual-Port Access** is **disabled**.
 - e. Ensure Initialize memory content is Enabled.
 - f. Click Finish.



👃 On-Chip Memory (RAM or RO	M) - onchip_memory2_0	
On-Chip Memo	ory (RAM or ROM)	
MogoCore altera_avalon_onchip_r	nemory2	
🔻 Block Diagram		
Show signals	* Memory type	
	Type:	RAM (Writable) 👻
onchip_memory2_0	Dual-port access	
	Single clock operation	
clk1 clock	Read During Write Mode:	DONT_CARE -
s1avalon	Block type:	AUTO 👻
reset1 reset		
altera avalon_onchip_memory2	- Cizo	
	Data width:	
	The second secon	b4 ▼
	l otal memory size:	65536 bytes
	Minimize memory block usage (may i	mpact fmax)
	Read latency	
	Slave s1 Latency:	1 🗸
	Slave s2 Latency:	1 -
	ROM/RAM Memory Protection	
	Reset Request:	Enabled -
	ECC Parameter	
	Extend the data width to support ECC b	its: Disabled 👻
	Memory initialization	
	☑ Initialize memory content	
	Enable non-default initialization file	
	Type the filename (e.g: my_ram.h	nex) or select the hex file using the file browser button.
	User created initialization file:	onchip_mem.hex
	Enable In-System Memory Content	Editor feature
	Instance ID:	NONE
		TACIAE
	Memory will be initialized from	soc_system_onchip_memory2_0.hex

The on-chip ram component can utilize the memory blocks in the FPGA

- 10. Connect the On-chip RAM component to the Qsys system:
 - a. Verify that the On-Chip memory component is named onchip_memory2_0.*If not, click the name and change it.*
 - b. Connect the clk1 port of the On-chip RAM to clk_0 by selecting clk_0 in the Clock column drop down menu.
 - c. Connect the On-Chip memory slave port $\mathbf{s1}$ as shown below:



Component	Port		Component	Port
onchip_memory2_0	s1	То	hps_0	h2f_axi_master
onchip_memory2_0	s1		fpga_only_master	master

Notice we're connecting the on-chip RAM to the high throughput HPS to FPGA bridge as this connection is used for data movement.

- d. Ensure the **base address** for the On-Chip memory is set to **0x0000_0000**. *If not, doubleclick the address for the On-Chip Memory in the address column and type 0x0000_0000.*
- e. Click the lock icon next to the base address to lock it.
- 11. Move the On-Chip RAM memory component so that it is located just below the HPS component.

onchip_memory2_0	On-Chip Memory (R				
\rightarrow dk1	Clock Input	Double-click to	clk_0		
→ s1	Avalon Memory Map	Double-click to	[clk1]	≜ 0x0000_0000	0x0000_ffff
→ reset1	Reset Input	Double-click to	[clk1]		

- _____12. Add Interrupt Capture Module:
 - a. Double click the **Interrupt Capture Module** component from **Project -> Other** folder to open the configuration window for our custom component.

This component is in the Project folder as this is a custom component.

- b. Verify the NUM_INTR is set to 32
- c. Click Finish.

The Interrupt Capture Module captures the interrupts coming in and makes the information available on a memory mapped interface.

- 13. Connect the Interrupt Capture Module to the Qsys system:
 - a. Connect the **clk** port of the Interrupt Capturer to **clk_0**
 - b. Connect the avalon_slave_0 interface on the Interrupt Capturer component to the master port of the fpga_only_master component.
 - c. Set and lock the base address for the Interrupt Capture Module to 0x0003_0000



Lab 2

- _____14. Add the LED Parallel IO Component
 - a. In the IP Catalog, find Processors and Peripherals → Peripherals → PIO and double click it to instantiate it.
 - b. Set the Width to 10
 - c. Set direction to Output
 - d. Set Output Port Reset Value to 0xF
 - e. Click Finish
- _____15. Rename the component **led_pio** by single click on the name or using the right click menu
- _____16. Connect the led_pio
 - a. Set the led_pio clk input to clk_0
 - b. Connect the led_pio s1 slave port to fpga_only_master.master
 - c. Connect the led_pio s1 slave port to hps_0.h2f_lw_axi_master
 - d. Set the address of the led_pio s1 port to 0x10040 and lock it
 - e. Export the external_connection Conduit interface as the default led_pio_external_connection
 - f. Move the led_pio component to be just below button_pio

V						🗉 led_pio	PIO (Parallel I/O)			
			+		\rightarrow	→ clk	Clock Input	Double-click to export	clk_0	
	¢		-	ф—	\rightarrow	reset	Reset Input	Double-click to export	[clk]	
	↓ +	-+-	+	+	\rightarrow	s1	Avalon Memory Map	Double-click to export	[clk]	
					0-0	external_connection	Conduit	led_pio_external_connection		

17. Ensure these components clocks are connected as described below:

hps_only_master	clk_0
jtag_uart	clk_0
button_pio	clk_0
dipsw_pio	clk_0
led_pio	clk_0



Component	Port		Component	Port
hps_only_master	master		hps_0	f2h_axi_ slave
jtag_uart	avalon_jtag_slave	Та	hps_0	h2f_lw_axi_ master
button_pio	s1	10	hps_0	h2f_lw_axi_master
dipsw_pio	s1		hps_0	h2f_lw_axi_master
led_pio	s1		hps_0	h2f_lw_axi_master

18. Connect the remaining components as shown:

19. Connect all the reset interfaces in the design by selecting **Create Global Reset Network** from the **System** menu.

This will connect OR together all of the reset outputs in the Qsys system and connect them to all reset inputs in the Qsys system

20. Auto-assign the base addresses for all the components so that there are no overlapping addresses by selecting **Assign Base Addresses** in the **System** menu.

This should have no effect in our case since we've manually assigned and locked all addresses.



Step 3: Establish IRQ Priorities

1. In the IRQ Column (You'll need to scroll to the right), connect the **IRQ** line on the **jtag_uart** component to the HPS f2h_irq0 and Interrupt Capturer in the IRQ column.

Doing this allows the components to interrupt processor 0 in the HPS as well as sending a signal to the interrupt capturer custom component so FPGA Only Master has access to the information.

The IRQ assignments should match the screen shot below. Ensure the jtag_uart gets priority 0(highest priority).

ystem	Contents 🔀									
	System: s	oc_system	Path: jtag_uart.irq							
Use	Connections	Na	me	Description	Export	Clock	Base	End	IRQ	Т
V			면 hps_0	Arria V/Cyclone V H						
	Ŷ		f2h_cold_reset_req	Reset Input	hps_0_f2h_cold_reset_req					
	¢		f2h_debug_reset_req	Reset Input	hps_0_f2h_debug_reset_req					
	¢		f2h_warm_reset_req	Reset Input	hps_0_f2h_warm_reset_req					
		00	f2h_stm_hw_events	Conduit	hps_0_f2h_stm_hw_events					
		$\sim \sim$	memory	Conduit	memory					
		0	hps_io	Conduit	hps_0_hps_io					
	>	-0-	h2f_reset	Reset Output	hps_0_h2f_reset					
			h2f_axi_clock	Clock Input	Double-click to export	clk_0				
			h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clock]				
			f2h_axi_clock	Clock Input	Double-click to export	clk_0				
	0-0	\longrightarrow	f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_clock]	© 0x0000_0000	0xffff_fff		
			h2f_lw_axi_clock	Clock Input	Double-click to export	clk_0				
			h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi				
		→	f2h_irq0	Interrupt Receiver	Double-click to export		IRQ	0	IRQ 31	
		\longrightarrow	f2h_irq1	Interrupt Receiver	Double-click to export		IRQ	0	IRQ 31	
1		\longrightarrow \pm	onchip_memory2_0	On-Chip Memory (R		clk_0	▲ 0x0000_0000	0x0000_fff1		
V	¢ — —	\longrightarrow \blacksquare	🛄 hps_only_master	JTAG to Avalon Mas		clk_0				
1		\longrightarrow \pm	sysid_qsys_0	System ID Peripheral		clk_0		0x0001_0007		
V		\longrightarrow \pm	dipsw_pio	Karl Switch PIO		clk_0	▲ 0x0001_0080	0x0001_0087		
\checkmark		\longrightarrow \pm	button_pio	Karl Button PIO		clk_0	0x0001_00c0	0x0001_00c7		
V		\longrightarrow \pm	led_pio	PIO (Parallel I/O)		clk_0	0x0001_0040	0x0001_0041		
1		Ξ	jtag_uart	JTAG UART						
			clk	Clock Input	Double-click to export	clk_0				
	¢	\longrightarrow	reset	Reset Input	Double-click to export	[clk]				
		\longrightarrow	avalon_jtag_slave	Avalon Memory Map	. Double-click to export	[dk]	▲ 0x0002_0000	0x0002_0007		
	╎╎╎┣┷┷┥		irq	Interrupt Sender	Double-click to export	[dk]			→ 0→	-0
V	¢	\longrightarrow \neq	🖞 fpga_only_master	JTAG to Avalon Mas		clk_0				
1	¢	\longrightarrow +	clk_0	Clock Source		exported				
V	¢-\$-\$	\longrightarrow +	hps_warm_reset_pio	PIO (Parallel I/O)		clk_0	▲ 0x0001_0020	0x0001_0021		
V	¢-\$-\$	\longrightarrow +	hps_cold_reset_pio	PIO (Parallel I/O)		clk_0	▲ 0x0001_0010	0x0001_0011		
V	♦-♦-♦	\longrightarrow +	hps_debug_reset_pic	PIO (Parallel I/O)		clk_0	▲ 0x0001_0030	0x0001_0031		
V		Ξ	intr_capturer_0	Interrupt Capture M						
			clock	Clock Input	Double-click to export	clk_0				
	0	\longrightarrow	reset_sink	Reset Input	Double-click to export	[clock]				
	6-6	\longrightarrow	avalon_slave_0	Avalon Memory Map	Double-click to export	[clock]	▲ 0x0003_0000	0x0003_0007		
		\rightarrow	interrupt receiver	Interrupt Receiver	Double-click to export	[clock]	IRQ	0	IRQ 31	2



Step 4: Verify Your System

1. Verify that you connections are correct by checking against the following table:

Your **Qsys System Contents** page should now be connected as shown in the following table. The order of the components doesn't matter, just their connectivity. Ensure the **led_pio_external_connection, dipsw_pio_external_connection** and **button_pio_external_connection** conduits are exported and named properly to ensure correct mapping in the Quartus II software.

Component	Port	Connections		
	clk_in	exported as clk		
alk 0	clk_in_reset	exported as reset		
CIK_U	clk	All Components		
	clk_reset	All Components except the hps0 exported ones		
dinguy nio	conduit_in	Exported as dipsw_pio_conduit_in		
ulpsw_pio	conduit_out	Exported as dipsw_pio_conduit_out		
button nio	conduit_in	Export as button_pio_conduit_in		
button_pio	conduit_out	Exported as button_pio_conduit_out		
led_pio	external_connection	exported as led_pio_external_connection		
	h2f_axi_master	onchip_memory2_0.s1		
		jtag_uart.avalon_jtag_slave		
		sysid_qsys.control_slave		
HPS	h2f_lw_axi_master	button_pio.s1		
		dipsw_pio.s1		
		led_pio.s1		
	f2h_axi_slave	hps_only_master.master		
		jtag_uart.avalon_jtag_slave		
		intr_capture_0.avalon_slave_0		
		sysid_qsys.control_slave		
fpga_only_master	master	button_pio.s1		
		led_pio.s1		
		dipsw_pio.s1		
		onchip_memory2_0.s1		
		hps_debug_reset_pio.s1		
		hps_cold_reset_pio.s1		
		hps_warm_reset_pio.s1		

35

It's easiest to verify by right click on these ports and choose Connections.



- 2. Ensure the **Device Family** tab exists, if not enable it from the Qsys view menu.
- 3. Verify that the **Device Family and Device** and other project settings match the screen shot.

Qsys should have pulled this information from your Quartus II .qsf file. (If it has not done so, please consult your instructor.)



The Device Family tab communicate to Qsys which device you're generating the system for.

4. In the **Message** box, ensure there are no more remaining errors and warnings. *If so, you must fix them before proceeding.*



Step 5: Generate the Qsys System

- 1. Save your Qsys system by selecting **Save** from the **File** menu.
- 2. Click the **Generate HDL**... option under the **Generate** menu.

Gen	erate View Tools Help	
	Generate HDL	
	Generate Testbench System	ŀ
	HDL Example	
	Example Designs	•

____3. Uncheck Create block symbol file in the Generate dialog box if it's checked.

🚣 Generation		x					
▼ Synthesis							
Synthesis files are used to compile the	system in a Quartus II project.						
Create HDL design files for synthesis:	Verilog 🗸						
Create timing and resource estimation	Create timing and resource estimates for third-party EDA synthesis tools.						
Create block symbol file (.bsf)							
 Simulation 							
The simulation model contains generat	ed HDL files for the simulator, and may include simulation-only features.						
Create simulation model:	None 🔻						
Allow mixed-language simulation							
Enable this if your simulator supports r	mixed-language simulation.						
 Output Directory 							
Path:	C:/altera_trn/Designing_with_ARM_SoC/Labs/soc_system						
	Generate	el					

____4. Leave everything else to their defaults and press the **Generate** button.

This will take a few minutes.

Qsys will now create the parameterized hardware system. Qsys can generate either VHDL or Verilog model of the system although we're using Verilog today.



- ____ 5. After the Qsys software has finished generating the system, close Qsys and return to the Quartus II software.
- 6. Click OK if you see a window telling you you've created an IP Variation in the .qsys file.
- 7. From the **Project** menu select Add/Remove Files in Project.
- 8. Browse to the **<project_folder>/Lab/soc_system/synthesis** folder by pressing the button next to the **File Name** field in the Quartus II **Settings** page.
- 9. Select the **soc_system.qip** file.

The .qip file is an index file created by Qsys to configure the Quartus II project with HPS pin outs and also loads the variety of source files needed to compile the Qsys system without having to add them all individually.

Select File	×)
	Search synthesis
Organize 🔻 New folder	:= - 🔟 🔞
★ Favorites Name	Date modified Type
E Desktop	6/30/2014 9:08 PM File folder
Downloads	6/30/2014 9:08 PM QIP File
Personal Documi soc_system.v	6/30/2014 9:07 PM V File
🖫 Recent Places	
퉬 Shared Documer	\sim
Documents	
Music	
Pictures	
Videos T	F
File name: soc_system.qip 👻 🛙	Design Files (*.tdf *.vhd *.vhdl * 👻
	Open 🖌 Cancel

- _____ 10. Click **Open**.
- 11. In the Quartus II Settings page click Add to actually add the file to the project.If you forget to do this, the file will not actually be part of the project.



Settings - soc_system					
Category:					Device
General	Files				
IIIes Libraries IP Settings IP Catalog Search Locations	Select the design files you want to include File name:	e in the project. Click Add All to add all	design fil	es in the project directory to	the project.
Design Templates	File Name	Type	Library	Design Entry/Synthesis To	
Voltage	Soc system/synthesis/soc system.c	ip IP Variation File (.gip)		<none></none>	Add All
Temperature	ip/debounce/debounce.v	Verlig HDL File		<none></none>	Remove
 Compilation Process Settings 	ip/edge_detect/altera_edge_detect	pr.v Verilog HDL File		<none></none>	
Incremental Compilation	soc_system_timing.sdc	Synopsys Design Constraints File		<none></none>	Up
EDA Tool Settings	ghrd_top.v	Verilog HDL File		<none></none>	
Design Entry/Synthesis	stp1.stp	SignalTap II Logic Analyzer File		<none></none>	Down
Simulation					Properties
Formal Verification					Froperties

<u>Note</u>: The soc_system_timing.sdc file used for timing analysis purposes and few other verilog source files has already been added for you.

12. Click **OK** to close the Settings page.

Step 6: Run the Pin Assignments Script and Compile the Design

Signals entering or exiting the FPGA device need to be assigned physical locations and other pin properties on the device I/O. Since the HPS is a hard core IP, pin assignments, other than SDRAM memory pins, do not need to be specified. The pin assignments were made when the HPS was instantiated, i.e. when the peripheral IO muxing options was set.

In the following steps, you will source a Tcl script created by the Qsys tool to set up a number of I/O assignments for the SDRAM device. A synthesized netlist is required in order to run this script.

- 1. Synthesize the design by selecting **Processing** > **Start** > **Start** Analysis & Synthesis.
- 2. Click **OK** when synthesis is complete. *This may take 5 minutes. Make sure there weren't any errors. Ignore any warnings.*
- 3. Select Tools > Tcl Scripts...
- 4. Select the hps_sdram_p0_pin_assignments.tcl file as seen below in the soc_system > synthesis > submodules folder.



TCL Scripts	×
Libraries:	
🔺 🧁 Project	_ Open File
SoC_Labs_System_Console.tcl	
D 🗀 db	-
D 🧰 ip	=
4 🗁 soc_system	
4 🗁 synthesis	
🔺 🗁 submodules	
hps_sdram_p0_parameters.tcl	
hps_sdram_p0_pin_assignments.td	
hps_sdram_p0_pin_map.td	+
Preview:	
# (C) 2001-2015 Altera Corporation. All rights reserved. # Your use of Altera Corporation's design tools, logic functions and other # software and tools, and its AMPP partner logic functions, and any output # files any of the foregoing (including device programming or simulation # files), and any associated documentation or information are expressly subject # to the terms and conditions of the Altera Program License Subscription # Agreement, Altera MegaCore Function License Agreement, or other applicable # license agreement, including, without limitation, that your use is for the # sole purpose of programming logic devices manufactured by Altera and sold by	
	Run Close Help

____ 5. Click **Run**.

This Tcl script creates I/O assignments for the DDR3 pins. If you like, open the Tcl scripts and examine them. It takes approximately 30 seconds to run.

- 6. After the Tcl script successfully executes, click **OK**.
- _____7. Close the Tcl scripts window.
- 8. Start compilation in the Quartus II software by selecting **Processing > Start Compilation**.

This compile takes approximately 10 minutes.

9. When compilation completes, click **OK**.



Step 7: Examine Output Files

____1. Using Windows Explorer, navigate to **<project_folder>\Labs**

The soc_system.sof file generated will be used in later labs to program the FPGA.

Using Windows Explorer, navigate to the software handoff file directory:

<project_folder>\Labs\hps_isw_handoff\soc_system_hps_0

Here you'll find the handoff files generated by the tools that software will need.

Name	Date modified	Туре	Size	
n alt_types.h	4/8/2013 3:56 PM	C/C++ Header	4 KB	
📝 emif.xml	4/8/2013 3:56 PM	XML Document	9 KB	
🗃 hps.xml	4/8/2013 3:56 PM	XML Document	6 KB	
🗋 id	4/8/2013 3:56 PM	File	1 KB	
🖻 sdram_io.h	4/8/2013 3:56 PM	C/C++ Header	2 KB	
🖻 sequencer.c	4/8/2013 3:56 PM	C Source	312 KB	
🖻 sequencer.h	4/8/2013 3:56 PM	C/C++ Header	21 KB	
🛅 sequencer_auto.h	4/8/2013 3:56 PM	C/C++ Header	8 KB	
sequencer_auto_ac_init.c	4/8/2013 3:56 PM	C Source	1 KB	
sequencer_auto_inst_init.c	4/8/2013 3:56 PM	C Source	2 KB	
🛅 sequencer_defines.h	4/8/2013 3:56 PM	C/C++ Header	4 KB	
soc_system_hps_0.hiof	4/8/2013 3:56 PM	HIOF File	3 KB	
🖻 system.h	4/8/2013 3:56 PM	C/C++ Header	1 KB	
🖻 tclrpt.c	4/8/2013 3:56 PM	C Source	32 KB	
🖻 tclrpt.h	4/8/2013 3:56 PM	C/C++ Header	17 KB	

Exercise Summary

- Instantiated additional components and connect them to the HPS
- Generated the Qsys System
- Examined the output files generated by the process

END OF EXERCISE 2

41



Exercise 3A

Exercise the FPGA Using the System Console Tool



Objectives:

- Program the board using System Console
- Use System Console to verify JTAG signal integrity, system clock and reset functionality
- Perform simple master read and write operations from System Console (switches and LED PIO)
- See that status of switches button and LEDs using the Dashboard

Introduction:

An ARM processor located inside the SoC behaves the same as any other ARM processor. From the FPGA designer's point of view, FPGA is independent of the processor.

This lab is intended to prove that your IP (in this case the LED and switch PIO IP) is connected correctly and responds to AvalonTM bus transactions.

In this exercise, you will use the System Console to control the system. You can communicate with the Avalon slave interface from System Console and act as the master to the system through the JTAG- to-Avalon Master Bridge (FPGA) that is part of your system. This block is shaded on the bottom row of the diagram below. You will then use the System Console to check the system reset and clock signals. After that, you will perform simple master reads and writes from the System Console. Finally, you will use the Dashboard GUI to control the system from the System Console.

While the HPS core has been instantiated in the Qsys system, it's not running because we haven't provided any software.





Step 1: Connect the Development Board

- 1. Take the DE-1 development board out of the box and connect the power supply
- 2. Connect the USB to Ethernet dongle into the laptop. No ethernet cable is needed since this is only used for the ARM DS-5 tool licensing.
- 3. Connect the USB cable between the host PC and the USB-Blaster[™] II port on the board.
- 4. The MSEL DIP switches on the back of the board should already be set as the following. Verify the settings.

S	W10 (MSEL04)	ON-OFF-ON-OFF-ON-OFF	(ON is 0)
---	--------------	----------------------	-----------

- 5. If the the Micro SD card is inserted in the slot J11 then remove it.
- 6. Turn on the development board using the power switch.

Step 2: Launch System Console and Program the FPGA

System Console is a tool that allows low level access to the memory mapped peripherals in the system over JTAG. We will be using this tool to perform low level board bring up and testing.

- 1. In the Quartus II software, make sure the **soc_system** project is open.
- 2. In the Qsys tool, open the **soc_system.qsys** file if it's not already open *We will use this to verify the addresses.*
- _____3. Launch the System Console tool by selecting System Console from the Qsys or Quartus Tools menu.
- 4. Verify that System Console can see the connections in the JTAG chain in the System Console **System Explorer** window.

If you don't see the connections and device shown in the picture below, go to the System Console **Tools** menu, and select **Refresh Connections**. If this still doesn't work, let the instructor know.





5. View the device services available by typing **get_service_paths device** in the Tcl Console. *System console will respond with a list of the paths to all of the devices found in the chain. In our case we have only the one as shown below:*

% get_service_paths device
/devices/5CSE(BA5|MA5)|5CSTFD5D5|..02#USB-1#DE-SoC

- 6. Program the board in the System Console tool using the following steps:
 - a. set d_path [get_service_paths device]

This command sets the device service path to d_path so we can easily access it. "set" is a Tcl command assigns values to a variable.

b. device_download_sof \$d_path soc_system.sof

This command programs the device from the previous step with the soc_system.sof file. The device service is unusual in that it doesn't require being opened or closed before and after use.

% set d_path [get_service_paths device]
/devices/5CSE(BA5|MA5)|5CSTFD5D5|..@2#USB-1#DE-SoC
% device_download_sof \$d_path soc_system.sof

It is also possible to program the device by right clicking on the device, selecting Program device submenu and selecting soc_system.sof




7. Confirm that System Console has programmed the FPGA and linked to the project by verifying that the following message appears in the messages window.

I Auto linking 5CSE(BA5|MA5)|5CSTFD5D5|..@2#USB-1#DE-SoC to soc_system.sof

Expand the devices folder in the System Explorer window and then the subfolders to see all of the components that have been connected to the JTAG to Avalon components in the Qsys system and the now linked soc_system.sof file. Notice all of the component names match those we specified in Qsys, this is possible because we opened System Console from our open Quartus project and all of the information is automatically transferred to the System Console session.

If you do not see this, please consult your instructor.





Step 3: Verify Clock and Reset From the System Console Tool

1. View the JTAG debug services available by typing **get_service_paths jtag_debug** in the Tcl Console pane

System Console responds by listing the two possible devices available to perform jtag_debug tasks. These are the JTAG to Avalon Bridges that were added and connected to the HPS component (hps_only_master) and the rest of the FPGA components in the Qsys system (fpga_only_master).

% get_service_paths jtag_debug

```
/devices/5CSE(BA5|MA5)|5CSTFD5D5|..02#USB-1#DE-SoC/(link)/JTAG/alt_sld_fab_sldfabric.node_1/phy_0
/devices/5CSE(BA5|MA5)|5CSTFD5D5|..02#USB-1#DE-SoC/(link)/JTAG/alt_sld_fab_sldfabric.node_2/phy_1
```

2. Create a variable that points to the fpga_only_master JTAG to Avalon bridge component by typing set jd_path [lindex [get_service_paths jtag_debug] 0]

As we saw in the previous step there are two JTAG debug paths available, so we can access each one independantly by creating a variable to point to them, as we did with the device service earlier. In this case we will create a variable called jd_path to point to the fpga_only_master which was the first in the list. For this JTAG debug purposes we can use either JTAG to Avalon master.

% set jd_path [lindex [get_service_paths jtag_debug] 0] /devices/5CSE(BA5|MA5)|5CSTFD5D5|..02#USB-1#DE-SoC/(link)/JTAG/alt_sld_fab_sldfabric.node_1/phy_0

____3. Verify that the signal integrity of the JTAG chain by passing a test pattern through it and making sure you get the same values back from the JTAG chain. Type:

jtag_debug_loop \$jd_path [list 1 2 3 4 5 6 7 8 9 10] in the System Console Tcl Console window. *This is a useful sanity check to make sure the JTAG chain is passing through the bits expected and not corrupting them. This can be useful for large JTAG chains.*

% jtag_debug_loop \$jd_path [list 1 2 3 4 5 6 7 8 9 10] 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a

- 4. Verify that the clock is toggling by entering the following commands in the System Console
 Tcl Console window.
 - a. jtag_debug_sense_clock \$jd_path

This command simply senses if the clock has ever toggled, returning a 1 if it has.



b. jtag_debug_sample_clock \$jd_path

This command asynchronously samples the clock signals. You will likely have to run this command several times to witness a change.

<u>Note</u>: Pressing the up arrow will bring up the previous System Console command and tab will bring up a list of commands that can be entered. When tab completing the command, use the up and down arrows to select the command and then press enter to make the selection.

```
% jtag_debug_sense_clock $jd_path
1
% jtag_debug_sample_clock $jd_path
0
% jtag_debug_sample_clock $jd_path
0
% jtag_debug_sample_clock $jd_path
1
```

_____5. Verify that the reset signal has been released by typing jtag_debug_sample_reset \$jd_path command in the Tcl Console window to sample the current value of the reset signal.

The reset signal is active low so we should expect the result of the sampling to be 1 denoting the reset is released. We could also issue a reset to all the components whose reset line is connected to the JTAG to Avalon Master component in Qsys by typing

jtag_debug_reset_system \$jd_path

% jtag_debug_sample_reset \$jd_path
1
% jtag_debug_reset_system \$jd path



Step 4: Perform Master Reads and Writes to Peripherals in the FPGA

1. View the Avalon master services available in the FPGA by entering the following command get_service_paths master

This command returns all the possible masters on the JTAG chain. Notice that again the paths available are the hps_only_master and fpga_only_master JTAG to Avalon bridges.

```
% get_service_paths master
/devices/5CSE(BA5[MA5)]5CSTFD5D5[..02#USB-1#DE-SoC/(link)/JTAG/alt_sld_fab_sldfabric.node_1/phy_0/fpga_only_master.master
/devices/5CSE(BA5[MA5)]5CSTFD5D5[..02#USB-1#DE-SoC/(link)/JTAG/alt_sld_fab_sldfabric.node_2/phy_1/hps_only_master.master
```

2. Create a variable that points to the fpga_only_master JTAG to Avalon bridge component by typing set m_path [lindex [get_service_paths master] 0]

This command sets a variable, m_path, to the master service path. We use the index 0 here because you can see from the master services listed in the previous step that the FPGA only master is the first one listed and therefore index 0.

```
% set m_path [lindex [get_service_paths master] 0]
/devices/5CSE(BA5|MA5)|5CSTFD5D5|..02#USB-1#DE-SoC/(link)/JTAG/alt_sld_fab_sldfabric.node_1/phy_0/fpga_only_master.master
```

3. Claim the master service to allow exclusive access to the master device by typing

set c_path [claim_service master \$m_path ""] in the Tcl console window.

```
% set c_path [claim_service master $m_path ""] /channels/local/(lib)/master_1
```

- 4. Change the state of the four FPGA LEDs using the **master_write** command as shown below:
 - a. master_write_32 \$c_path 0x10040 0x3ff will turn on all the LEDs.
 - b. master_write_32 \$c_path 0x10040 0x0 will turn off all the LEDs.
 - c. master_write_32 \$c_path 0x10040 0xc will turn on LEDs 2 & 3.
 - d. master_write_32 \$c_path 0x10040 0xa will turn on LEDs 0 & 2.

Remember that the **led_pio** is located at address 0x10040 in the Qsys system and are "on" when driven with a '1'. Feel free to play with different values.

50

Because the **led_pio** component is 10 bits wide, if you used master_write_8 or master_write_memory you'll need to write to multiple words.



____5. Change the dip switch settings of the FPGA side of SW0-9 and read their value with the master_read_32 command of the dip_sw_pio located at address 0x10080 using the command master_read_32 \$c_path 0x10080 1, you may also try out various different read widths and see their effects.

```
% master_read_32 $c_path 0x10080 1
0x00000181
% master_read_16 $c_path 0x10080 1
0x0181
% master_read_8 $c_path 0x10080 1
0x81
```

Notice that read display size matches the command size.

6. Hold down one or more of the buttons and read the button_pio component at address
 0x100C0 with a master_read command, master_read_32 \$c_path 0x100C0 1

Note: These signal are active low. And feel free to try out different combinations.

```
% master_read_8 $c_path 0x100C0 1
0x0b
% master_read_16 $c_path 0x100C0 1
0x000c
% master_read_32 $c_path 0x100C0 1
0x0000000f
```

____7. Close the master service by typing close_service master \$c_path

Step 5: Run the System from the System Console Dashboard GUI

1. From the Quartus II software **File** menu, open **SoC_HW_SysCon.tcl** found in the project directory and examine it.

You may need to change the file type to script files in the dialog box. The script contain the dashboard commands that sets up the dashboard GUI and function calls that respond to button pushes..

2. In the System Console tool, run the **SoC_HW_SysCon.tcl** by typing

source SoC_HW_SysCon.tcl command in the Tcl console window



Note: Remember that Tcl is case sensitive. You can also run scripts from the File menu.

% source SoC_HW_SysCon.tcl

____ 3. Push the LED Toggle buttons on the Dashboard and confirm that the corresponding FPGA LED changes state on the development board.

Everytime you press the buttons, the script sends a write command to the LED PIO register and also updates the display in System Console.

System Console Lab Board or System Console Control
Use Board Buttons and Switches
EDs and LED toggle control
9 8 7 6 5 4 3 2 1 0
• • • • • • • • • •

4. Flip some of the 10 switches, and push the update button. Verify that the corresponding Switch Setting LED changes on the dashboard window.

Everytime UPDATE is pressed, the script performs a master read on the switch PIO component and updates the display.



This script has many more features if you're curious what it does, please ask the instructor

5. Exit System Console

Exercise Summary

- Performed low level verification of the jtag chain and programmed the FPGA
- Performed low level verification of the system clock and reset signals
- Performed master read and write commands using the System Console
- Ran the system hardware from the Dashboard GUI and observed the results

END OF EXERCISE 3A

52



Exercise 3B

Debugging Hardware and Software Using SignalTap II Logic Analyzer and ARM DS-5 Development Studio



Objectives:

- Use the DS-5 tool to write from the HPS to the LED PIO and cause the SignalTap[™] II logic analyzer to trigger on that transaction
- Use a break point in the software running on the HPS to trigger the SignalTap II logic analyzer in the FPGA

Introduction

In lab 3A, we demonstrated that instantiating an HPS component in a Qsys system has no effect on the normal debug process of an FPGA design. The HPS component had no effect on the system because the there was no software running and the bridges to/from the FPGA weren't enabled.

In order to prove the connectivity between the FPGA design and the HPS component, this lab will show you how to access the HPS from the FPGA design a number of different ways. The HPS to FPGA bridge connectivity will be proven by initiating a register write to the LED PIO device located in the FPGA and triggering on that transaction using the SignalTap II logic analyzer. The SignalTap II logic analyzer can also be triggered from a break point in software on the HPS.



Step 1: Launch the Software Project

We need to initiate the bridges on the HPS component and the easiest ways to do that is to use the DS-5 tool to load the preloader software onto the HPS component and get the HPS component to initialize the bridges for us.

- 1. If you powered off your board, reprogram the FPGA with the Quartus II programmer tool using the .sof file from the project directory.
- 2. In the Windows Explorer, navigate to the C:\altera\15.0\embedded\ directory and doubleclick the file Embedded_Command_Shell.bat to run it.

This is a Cygwin shell that allows you to perform many SoC related tasks.

_____3. Type *jtagconfig* at the command prompt to scan and see the devices on the JTAG chain.

This will ensure the HPS and the FPGA can be seen in the JTAG chain.



- 4. Open the **Eclipse for DS-5** software by typing *eclipse&* in the Embedded Command Shell. *Launching DS-5 from the shell bring in various SoC related settings.*
- 5. When the **Workspace Launcher** window appears, CAREFULLY select the workspace as C:\altera_trn\Designing_with_ARM_SoC (Not Software)

55



ſ	Workspace Launcher
	Select a workspace
	Eclipse Platform stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.
	Workspace: C:\altera_trn\Designing_with_ARM_SoC Browse
	Use this as the default and do not ask again OK Cancel

Make sure you're using the Designing_with_ARM_SoC workspace and NOT Developing_Software_For_ARM_SoC

6. Click the **OK** button to accept the workspace.

Make sure the Crosstrigger project is loaded into the workspace

7. Look over the software if you wish, in the Crosstrigger project, the main source code is located in hwlib.c (open that by double clicking on it within the Crosstrigger Project)

This is a very simple program, and most of the action is performed with in the test_bridge function where it will first initialize the FPGA to HPS, the HPS to FPGA, and the lightweight HPS to FPGA bridges. Then the software will run a gray code pattern on the LEDs by writing across the lightweight HPS to FPGA bridge to the LED PIO component.

8. Compile the program by right clicking the Crosstrigger project and choose Build Project





9. Verify that the project has been successfully compiled by looking in the Console window.

Make sure the build finished without any errors and that the hwlib.axf executable linkable file is generated correctly. Don't worry about any errors in the Problems pane or the source code, these errors are caused by the Eclipse GUI indexer not having a chance to run on all the files that's copied into the directory during build.

🖹 Problems 🙆 Tasks 📮 Console 🕴 🗖 Properties	🕂 🗘 😓	.	🕞 📑 🖻 🕶 🛛	📬 🕶 🗖
CDT Build Console [Crosstrigger]				
17:45:37 **** Build of configuration Default for project Crosstrigger ****				*
make all				
arm-altera-eabi-gcc -g -00 -mfloat-abi=soft -march=armv7-a -mtune=cortex-a9 -mcpu=cortex-a9 -Wall -Werror -Wstri	ct-prototypes	-std=c99	-fdata-section	s -ffunct
cp -f C:/altera/15.0/embedded/ip/altera/hps/altera_hps/hwlib/src/hwmgr/soc_cv_av/alt_fpga_manager.c alt_fpga_man	ager.c			
arm-altera-eabi-gcc -g -00 -mfloat-abi=soft -march=armv7-a -mtune=cortex-a9 -mcpu=cortex-a9 -Wall -Werror -Wstri	ct-prototypes	-std=c99	-fdata-section	s -ffunct
cp -f C:/altera/15.0/embedded/ip/altera/hps/altera_hps/hwlib/src/hwmgr/soc_cv_av/alt_bridge_manager.c alt_bridge	_manager.c			
arm-altera-eabi-gcc -g -00 -mfloat-abi=soft -march=armv7-a -mtune=cortex-a9 -mcpu=cortex-a9 -Wall -Werror -Wstri	ct-prototypes	-std=c99	-fdata-section	s -ffunct _
cp -f C:/altera/15.0/embedded/ip/altera/hps/altera_hps/hwlib/src/hwmgr/soc_cv_av/alt_clock_manager.c alt_clock_m	anager.c			=
arm-altera-eabi-gcc -g -00 -mfloat-abi=soft -march=armv7-a -mtune=cortex-a9 -mcpu=cortex-a9 -Wall -Werror -Wstri	ct-prototypes	-std=c99	-fdata-section	s -ffunct
arm-altera-eabi-g++ -Taltera-socfpga-hosted.ld hwlib.o alt_fpga_manager.o alt_bridge_manager.o alt_clock_manager	.o -o hwlib.a	xf		
arm-altera-eabi-objdump -d hwlib.axf > hwlib.axf.objdump				
arm-altera-eabi-nm hwlib.axf > hwlib.axf.map				
17:45:40 Build Finished (took 3s.210ms)				
1/:45:40 Bulla Finishea (took 35.210ms)				

____10. From the **Run** menu select **Debug Configurations...**



The debug configuration is a way to create a launcher script that specifies a variety of setup scripts to speed up the connecting to the HPS and performing basic debug functions.

- 11. Make sure the **Crosstrigger** configuration launcher script is selected in the list on the left and the **Connection** tab is selected.
- 12. In the Select target window, choose Debug Cortex-A9_0 under Altera → Cyclone V SoC (Dual Core) → Bare Meta Debug (see diagram below)

This specification allows us to run software on the ARM processor on the board.

____13. For Target Connection, choose USB-Blaster from the pulldown menu



This step tells the configuration which debug cable to use. In addition to the ARM debug tools such as DSTREAM, DS5 also recognizes Altera's USB-Blaster as a valid JTAG debug cable to gain access to the Cortex A9 CPU.

14. For **Connection -> Bare Metal Debug**, click **Browse...**, and select **DE-SoC on localhost**

This steps looks for the valid components across the USB-Blaster II download cable.

Debug Configurations		×
Create, manage, and run configuration	·	-
Image: Second Secon	Name: Crosstrigger Connection for Files to Debugger for OS Awareness M* Arguments for Environment Select target Select target Select the manufacturer, board, project type and debug operation to use. Currently selected: Altera (Cyclone V SoC (Dual Core) / Bare Metal Debug / Debug Cortex-A9_0 Filter platforms A Aria U SoC Arria V SoC Cyclone V SoC (Dual Core) Bare Metal Debug Debug Cortex-A9_0 Debug Cortex-A9_2 SMP Target Connection USB-Blaster Trace or other target options. Using "default" configuration options DS-5 Debugger will connect to an Altera USB-Blaster trace or other target options. Using "default" configuration options Bare Metal Debug Connections Bare Metal Debug Connection DE-SoC on localhost [USB-1]:DE-SoC USB-1 Bare Metal Debug	
Filter matched 19 of 19 items	Apply Revert	
?	Debug	

- _____15. Click the **Edit** button to modify the **DSTL Options**.
- _____16. On the **DSTL Configuration Editor** window, click the **Cross Trigger** tab.
- _____17. Click Enable HPS -> FPGA Cross Trigger to enable it.
- _____18. Click Assume Cross Triggers can be accessed to enable it.



58

Debug and Trace Services Lay	er (DTSL) Configuration	
Add, edit or choose a DTSL config	guration for file : dtsl_config_script.py, class : USBBlaster_UtslScript	
+ 🗎 ×	Name of configuration: default	
default	Cross Trigger Trace Buffer Cortex-A9 STM ETR ETF	
	Enable FPGA -> HPS Cross Trigger	
	Image: Image	
	Cross Trigger initialization	
	The Cross Trigger interface can only be accessed if the system clocks have been initialized. If the Cross Trigger interface is accessed prior to the clock initialization, then the target may lock up. The folllowing option should only be set if you are sure that the system clocks have been initialized prior to DS-5 connecting to the target system. The system clocks are typically set up by running the Altera preloader script	
	Assume Cross Triggers can be accessed	
	Apply	Revert
0	OK	Cancel

This setting is required in order to enable the cross-triggering from the HPS component to the FPGA domain. This causes a trigger to the FGPA in the event of a break in the software code running on the HPS.

- 19. Press **OK** to close the **DSTL Configuration Editor** window.
- _____ 20. Click **Debug** to start the debug process
- 21. Click **Yes** if prompted to switch to the debug perspective.

The start-up process will take a second and it will stop at main (line 111 of file hwlib.c)

If you encounter errors, please see the troubleshoot guide at the end of this document.



22. Press the play button, ▶, in the DS-5 for Eclipse GUI to continue running code until it stops at a breakpoint on line 51. *This breakpoint has already been set for you.*





If you look at the App Console located in the lower right hand corner of the DS-5 for Eclipse window you can see that the bridges between the HPS and the FPGA have been initiated successfully. It is now possible to communicate between the HPS and the FPGA using the Avalon bus.

INFO: alt_bridge_init(ALT_BRIDGE_F2H) successful. INFO: alt_bridge_init(ALT_BRIDGE_H2F) successful. INFO: alt bridge init(ALT_BRIDGE_LWH2F) successful.

____23. In the Qsys tool, open it if it's been closed, click on the **f2h_axi_slave** port of the hps_0 component to highlight it.

V		□ 啦 hps_0	Arria V/Cyclone V H			
	° ° ° ₽	f2h_cold_reset_req	Reset Input	hps_0_f2h_cold_reset_req		
	\leftarrow \diamond \diamond \Box	f2h_debug_reset_req	Reset Input	hps_0_f2h_debug_reset_req		
	\leftarrow \leftarrow \leftarrow \Box	f2h_warm_reset_req	Reset Input	hps_0_f2h_warm_reset_req		
	20	 f2h_stm_hw_events 	Conduit	hps_0_f2h_stm_hw_events		
		≻ memory	Conduit	memory		
	0-0	≻ hps_io	Conduit	hps_0_hps_io		
		h2f_reset	Reset Output	hps_0_h2f_reset		
	•	h2f_axi_clock	Clock Input	Double-click to export	clk_0	
		< h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clock]	
		f2h_axi_clock	Clock Input	Double-click to export	clk_0	
	│ │ <mark>│ → ────<mark>─</mark>──────────────────────────────</mark>	f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_clock]	● 0x0000_0000
		h2f_lw_axi_clock	Clock Input	Double-click to export	clk_0	
		< h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi	
		+ f2h_irq0	Interrupt Receiver	Double-click to export		IRQ 0
		f2h_irq1	Interrupt Receiver	Double-click to export		IRQ 0
1		onchip_memory2_0	On-Chip Memory (R			
		dk1	Clock Input	Double-click to export	clk_0	
	••	> s1	Avalon Memory Map	Double-click to export	[clk1]	● 0x0000_0000
	᠅╶╶╎╴╏╺╴╏╺╸╵╺╴╶╴	reset1	Reset Input	Double-click to export	[dk1]	
V		□ 🗓 hps_only_master	JTAG to Avalon Mas			
		→ clk	Clock Input	Double-click to export	clk_0	
	◇	dk_reset	Reset Input	Double-click to export		
		< master	Avalon Memory Map	Double-click to export	[clk]	
		<pre>master_reset</pre>	Reset Output	Double-click to export		
-			l			

You can see that the hps_only_master connects to the HPS component through the FPGA to HPS bridge. This connection allows access the to the HPS registers from System Console through the JTAG to Avalon Master Bridge.

____24. Click on **the h2f_axi_master** and the **h2f_lw_axi_master**, these are the connections that will allow the HPS to control FPGA component. In this lab, the softwrae will mostly exercise the lightweight bridge to write to the LED PIO component.



Step 2: Have HPS trigger a SignalTap II logic analyzer capture of HW state

- 1. Open the SignalTap II logic analyzer file using the following steps
 - In the Quartus II software, select File-> Open..
 - Select SignalTap II Logic Analyzer Files (.stp) in the "Files of type:" drop down menu.
 - Select the **stp1.stp** file from the **<project_folder>\Labs** directory.
 - Click **Open**.

SignalTap II is Altera's Embedded Logic Analyzer used to debug FPGA logic in real time. For more information, consult the Quartus II Handbook or view the free SignalTap II online training available at http://www.altera.com/training

2. Make sure the **Setup** tab is in the foreground to see how the triggers have been configured.

The SignalTap II logic analyzer file taps signals of the Avalon Memory-Mapped interface that is connected to the LED PIO block. The signal write_n rises when a transaction ends and the SignalTap II file is setup to trigger on that event.

The SignalTap II logic analyzer also has the ability to trigger on an event from the HPS. The "trigger in" option in the SignalTap II Signal Configuration window, is currently set to HPS trigger out. Note that this input is currently set to "don't care". That will change in a later section about FPGA to HPS cross triggering.

😰 Sig	nalTap I	I Logic Analyzer - C:/altera_trn/Designing_with_ARM_SoC/Lab	s/soc_system -	soc_system -	[stp1.stp]	
File	Edit Vi	ew Project Processing Tools Window Help 💎				Search altera.com
		(2) (2) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4				
Instan	ice Manag	ger: 🍖 🔊 🔳 🎦 Ready to acquire		×	JTAG Chain Configuration:	JTAG ready ×
Instan	ce	Status Enabled LEs: 93	1 Me	mory: 5888	Hardware: DE-SoC [USB-	1] V Setup
	auto_si	gnaltap_0 Not running 📝 931 cells	588	88 bits		
					Device: @2: 5CSE(BA:	SIMAS//SCSTPDSD5/ (0x02D120DD)
•		m		4	>> SOF Manager:	C:/altera_trn/Designing_with_ARM_SoC/Labs/soc_system.sof
					,	
trig	ger: 2015	5/08/05 23:22:28 #1	Lock mode:	🔒 Allow trigger	condition changes only \bullet	Signal Configuration: ×
		Node	Data Enable	Trigger Ena	ble Trigger Conditions	Triager conditions:
Тур	e Alias	Name	46	46	1 🗷 Baris AND 🛛 🔻	
<u></u>	•	soc_system:u0 soc_system_led_pio:led_pio write_n	1	~	5	
)	soc_system:u0 soc_system_led_pio:led_pio writedata[310]	1	1	XXXXXXXh	O Pin:
6)	+soc_system:u0 soc_system_led_pio:led_pio out_port[90]	1	1	XXXh	O Node:
6	>	+soc_system:u0 soc_system_led_pio:led_pio address[10]	1	V	Xh	
*	>	soc_system:u0 soc_system_led_pio:led_pio chipselect	1	1		O Instance:
						Hard Processor System (HPS) trigger out
						Pattern: 🔛 Don't Care 🔻
						Tringer out
	_					
	Data	🔜 Setup				
	auto_sign	arch_o				0% 00:00:00



- _____3. Ensure that the 5CS device is selected under the **Device:** drop down menu. *SignalTap works with logic in the FPGA and not the HPS component directly.*
- 4. Set the lock mode of the SignalTap II analyzer to "Allow trigger condition changes only".

Lock mode: 🔒 Allow trigger condition changes only 🔻

This option is in the middle of the window and will prevent us from making changes to the setup that will require a Quartus recompile.

- _____5. Arm the SignalTap II logic analyzer by clicking the **Run Analysis** button 🖄
- 6. In the DS-5 tool, go to the **Registers** tab and scroll to the bottom.

If you do not see a registers tab, you can enable it from the DS-5 Windows menu \rightarrow Show View \rightarrow Registers

7. Expand the Peripherals folder and find the LED PIO

🗱 Variables 💊 Breakp 📴 Registers 🔀 🖓 Express	f() F	uncti	🗆	
			N	\bigtriangledown
🔄 Linked: Crosstrigger 🔻				
Name	Value	Size	Access	
🕀 🗁 altera_avalon_sysid_sysid_qsys_control_slave				*
🕀 🗁 altera_avalon_jtag_uart_jtag_uart_avalon_jtag_slav	e			
🖶 🗁 altera_avalon_pio_button_pio_s1				
🕀 🗁 altera avalon pio dipsw pio s1				
🗄 🥦 altera_avalon_pio_led_pio_s1				Ŧ

- 8. Expand the **altera_avalon_led_pio_s1** register set by clicking on the "+" symbol next to it.
- 9. Change the value of the **DATA** register to **0xA** by clicking in the **Value** column, editing the value and hitting enter.

The LEDR3 and LEDR1 on the board should turn on and SignalTap II should trigger.



Name

🖶 🦠 altera_avalon_pio_led_pio_s1_DIRECTION

🖶 🥎 altera_avalon_pio_led_pio_s1_IRQ_MASK

🖶 🦠 altera_avalon_pio_led_pio_s1_EDGE_CAP

altera_avalon_pio_led_pio_s1_SET_BIT

🖶 🦠 altera_avalon_pio_led_pio_s1_DATA

egisters 🕄 💡 Express	io f() Function						
		1	9	$\overline{}$			
nked: Lab2b-Crosstrigger 🕶							
	Value	Size	А				
_qsys_control_slave							

0x0000000A

0x00000000

0x00000000

0x00000000

write only

32 R.

32 R,

32 R,

32 R,

32 W 👻

ь

10	Examine th	e waveform	in the	SignalTan	II logic	analyzer	Data tah
10.	Examine u			Signariap	II logic	anaryzer	Data lau

🗱 Variables 🤗 Breakpoi 🚺 💀

log: T	rig @ 2	015/08/06 09:26:30 (0:0:58.9 elapsed) #1				click	to insert time l	bar			
Туре	Alias	Name	-5	-4	-3	-2	-1	0	1	2	3
ò *		soc_system:u0 soc_system_led_pio:led_pio write_n									
٣		soc_system:u0 soc_system_led_pio:led_pio writedata[310]			0000000h		X		0000000Ah		
٣		soc_system:u0 soc_system_led_pio:led_pio out_port[90]			100 F	Fh			00)Ah	
١		soc_system:u0 soc_system_led_pio:led_pio address[10]					0h				
•		soc_system:u0 soc_system_led_pio:led_pio chipselect									

111

This shows the Avalon MM write transaction from the HPS to the LED PIO in the FPGA.

- 11. Minimize the led_pio_s1 register in the register view of the DS5 tools.
- 12. Click the **Setup** tab in the SignalTap II window .
 - 13. Change the Trigger Conditions on the write_n signal to be don't care by right-clicking the Trigger conditions column of the write_n signal.

trigge	trigger: 2015/08/05 23:22:28 #1			Lock mode: 🔒 Allow trigger condition changes only					
Node		Data Enable Trigger Ena		Trigger Conditions					
Туре	Alias	Name	46	46	1 🔽 Basic AND 🛛 🔻				
*0		soc_system:u0 soc_system_led_pio:led_pio write_n	1						

14. In the Signal Configuration pane of the setup tab, scroll down to just above the **Trigger out** section change the HPS Trigger out to "**Rising Edge**" using the drop down menu.



Trigger flow control	Coquestial	
ingger flow control	Sequential	
Trigger position:	Sector trigger position	•
Trigger conditions:	1	-
Trigger in		
O Pin:		
Node:		
Node:Instance:		····
 Node: Instance: Hard Processo 	or System (HPS) trigger out	····
Node: Instance: Hard Processe Pattern:	or System (HPS) trigger out /⁻ Rising Edge	····
Node: Instance: Hard Processe Pattern:	or System (HPS) trigger out / ^ Rising Edge	····
 Node: Instance: Hard Process Pattern: Trigger out 	or System (HPS) trigger out / Rising Edge Don't Care Low Suffice Edge	···
 Node: Instance: Hard Process Pattern: Trigger out Pin: 	or System (HPS) trigger out / Rising Edge Don't Care Low Falling Edge / Rising Edge	····

Now instead of triggering on the write signal, SignalTap will trigger when the Cortex-A9 processor stops. Had we left the write_n trigger condition in, then we would've gotten a 2 staged trigger condition where the write must happen after the Processor break.

- _____25. Arm SignalTap II logic analyzer by pushing the **Run Analysis** button
- _____26. Press the play button in the DS-5 tool to continue to the next break point (line 70). SignalTap should trigger



27. Examine the waveform in the **Data** tab in the SignalTap II logic analyzer tool.

Notice all signals are stable at the trigger (Time 0), this is because this trigger was caused by a software breakpoint and not any hardware trigger conditions.

28. Examine the LEDs on the board and write down state of each LED.

The value in SignalTap may not agree with the value shown in the System Console because at the time of SignalTap capture, the LEDs wasn't written to yet.

LEDR[9..0]

- 29. Arm SignalTap II logic analyzer again.
- _____ 30. Press the play button again in the DS-5 tool to repeat the loop and stop at the breakpoint again. SignalTap tool should trigger again.
- _____31. Examine the waveform again.



Now SignalTap out_port should match the previous LED value

- 32. What is the state of the LEDs now on the Board?
- _____ 33. Repeat Arming the SignalTap trigger and runinng the software a few more times to see more gray code values.
- _____ 34. Remove the breakpoint on line 70 by double clicking the left most column where the red dot is indicating the breakpoint.
- 35. Press the play button to finish running the software.

You should see "RESULT: All tests successful in the App Console"

_____36. Disconnect the DS5 from the Target. By pressing ³% in debug controls.



37. Exit from DS-5, Embedded Command Shell, Qsys, SignalTap II, and Quartus tools.

In this section, you were able to use the trigger output from the HPS as a trigger input to capture exactly the transaction of interest in SignalTap II logic analyzer.

Exercise Summary

- Triggered SignalTap II analyzer from a transaction generated by the HPS using the DS-5 tool
- Triggered the SignalTap II logic analyzer using a break point set in software.

END OF EXERCISE 3B

